Home
last modified time | relevance | path

Searched refs:MC_SEQ_CNTL_2__PLL_RX_PWRON_D0__SHIFT (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_6_0_sh_mask.h7961 #define MC_SEQ_CNTL_2__PLL_RX_PWRON_D0__SHIFT 0x00000018 macro
Dgmc_7_1_sh_mask.h6356 #define MC_SEQ_CNTL_2__PLL_RX_PWRON_D0__SHIFT 0x18 macro
Dgmc_8_1_sh_mask.h7270 #define MC_SEQ_CNTL_2__PLL_RX_PWRON_D0__SHIFT 0x18 macro