/linux-6.6.21/drivers/gpu/drm/amd/display/dc/link/protocols/ |
D | link_dp_training.h | 83 union lane_status ln_status[LANE_COUNT_DP_MAX], 85 union lane_adjust ln_adjust[LANE_COUNT_DP_MAX], 112 const union lane_adjust ln_adjust[LANE_COUNT_DP_MAX], 113 struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX], 159 const struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX], 160 union dpcd_training_lane dpcd_lane_settings[LANE_COUNT_DP_MAX]);
|
D | link_dp_training_fixed_vs_pe_retimer.c | 46 union dpcd_training_lane dpcd_lane_adjust[LANE_COUNT_DP_MAX]) in dp_fixed_vs_pe_read_lane_adjust() argument 65 for (lane = 0; lane < LANE_COUNT_DP_MAX; lane++) { in dp_fixed_vs_pe_read_lane_adjust() 74 const union dpcd_training_lane dpcd_lane_adjust[LANE_COUNT_DP_MAX], in dp_fixed_vs_pe_set_retimer_lane_settings() argument 168 for (lane = 0; lane < LANE_COUNT_DP_MAX; lane++) { in perform_fixed_vs_pe_nontransparent_training_sequence() 318 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX]; in dp_perform_fixed_vs_pe_training_sequence_legacy() 320 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dp_perform_fixed_vs_pe_training_sequence_legacy() 449 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX] = {0}; in dp_perform_fixed_vs_pe_training_sequence_legacy() 450 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dp_perform_fixed_vs_pe_training_sequence_legacy() 664 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX]; in dp_perform_fixed_vs_pe_training_sequence() 666 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dp_perform_fixed_vs_pe_training_sequence() [all …]
|
D | link_dp_training_fixed_vs_pe_retimer.h | 43 const union dpcd_training_lane dpcd_lane_adjust[LANE_COUNT_DP_MAX], 48 union dpcd_training_lane dpcd_lane_adjust[LANE_COUNT_DP_MAX]);
|
D | link_dp_training_8b_10b.c | 164 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX]; in perform_8b_10b_clock_recovery_sequence() 166 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in perform_8b_10b_clock_recovery_sequence() 281 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX] = {0}; in perform_8b_10b_channel_equalization_sequence() 282 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in perform_8b_10b_channel_equalization_sequence() 399 for (lane = 0; lane < LANE_COUNT_DP_MAX; lane++) { in dp_perform_8b_10b_link_training()
|
D | link_dp_training_128b_132b.c | 80 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX] = {0}; in dp_perform_128b_132b_channel_eq_done_sequence() 81 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dp_perform_128b_132b_channel_eq_done_sequence() 165 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX] = {0}; in dp_perform_128b_132b_cds_done_sequence() 166 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dp_perform_128b_132b_cds_done_sequence()
|
D | link_dp_training.c | 303 struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]) in maximize_lane_settings() argument 343 for (lane = 0; lane < LANE_COUNT_DP_MAX; lane++) { in maximize_lane_settings() 352 const struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX], in dp_hw_to_dpcd_lane_settings() argument 353 union dpcd_training_lane dpcd_lane_settings[LANE_COUNT_DP_MAX]) in dp_hw_to_dpcd_lane_settings() argument 357 for (lane = 0; lane < LANE_COUNT_DP_MAX; lane++) { in dp_hw_to_dpcd_lane_settings() 558 union lane_status ln_status[LANE_COUNT_DP_MAX], in dp_get_lane_status_and_lane_adjust() argument 560 union lane_adjust ln_adjust[LANE_COUNT_DP_MAX], in dp_get_lane_status_and_lane_adjust() argument 642 struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]) in override_lane_settings() argument 653 for (lane = 0; lane < LANE_COUNT_DP_MAX; lane++) { in override_lane_settings() 709 for (lane = 0; lane < LANE_COUNT_DP_MAX; lane++) { in override_training_settings() [all …]
|
D | link_dp_training_dpia.c | 299 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX] = {0}; in dpia_training_cr_non_transparent() 301 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dpia_training_cr_non_transparent() 469 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX] = {0}; in dpia_training_cr_transparent() 471 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dpia_training_cr_transparent() 625 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX] = {0}; in dpia_training_eq_non_transparent() 626 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dpia_training_eq_non_transparent() 773 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX] = {0}; in dpia_training_eq_transparent() 774 union lane_adjust dpcd_lane_adjust[LANE_COUNT_DP_MAX] = {0}; in dpia_training_eq_transparent()
|
/linux-6.6.21/drivers/gpu/drm/amd/display/include/ |
D | link_service_types.h | 113 struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX]; 114 union dpcd_training_lane dpcd_lane_settings[LANE_COUNT_DP_MAX];
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/link/hwss/ |
D | link_hwss_dio.h | 53 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]);
|
D | link_hwss_hpo_dp.c | 149 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]) in set_hpo_dp_lane_settings() argument
|
D | link_hwss_hpo_fixed_vs_pe_retimer_dp.c | 171 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]) in set_hpo_fixed_vs_pe_retimer_dp_lane_settings() argument
|
D | link_hwss_dio.c | 162 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]) in set_dio_dp_lane_settings() argument
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/inc/ |
D | link_hwss.h | 65 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]);
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/virtual/ |
D | virtual_link_encoder.c | 65 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]) {} in virtual_link_encoder_dp_set_lane_settings() argument
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/inc/hw/ |
D | link_encoder.h | 133 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]);
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce/ |
D | dce_link_encoder.h | 283 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]);
|
D | dce_link_encoder.c | 1323 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]) in dce110_link_encoder_dp_set_lane_settings() argument
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/link/accessories/ |
D | link_dp_cts.c | 668 unsigned char link_qual_pattern[LANE_COUNT_DP_MAX] = {0}; in dp_set_test_pattern() 832 for (lane = 0; lane < LANE_COUNT_DP_MAX; lane++) in dp_set_test_pattern()
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dcn10/ |
D | dcn10_link_encoder.h | 591 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]);
|
D | dcn10_link_encoder.c | 1101 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX]) in dcn10_link_encoder_dp_set_lane_settings() argument
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/ |
D | dc_dp_types.h | 38 LANE_COUNT_DP_MAX = LANE_COUNT_FOUR enumerator
|
D | dc.h | 1485 struct dc_lane_settings cur_lane_setting[LANE_COUNT_DP_MAX];
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/link/ |
D | link_dpms.c | 1134 union lane_status dpcd_lane_status[LANE_COUNT_DP_MAX]; in poll_for_allocation_change_trigger()
|