Home
last modified time | relevance | path

Searched refs:JH7100_CLK_VDEC_BUS (Results 1 – 2 of 2) sorted by relevance

/linux-6.6.21/drivers/clk/starfive/
Dclk-starfive-jh7100.c104 JH71X0__DIV(JH7100_CLK_VDEC_BUS, "vdec_bus", 8, JH7100_CLK_VCDECBUS_SRC),
105 JH71X0_GATE(JH7100_CLK_VDEC_AXI, "vdec_axi", 0, JH7100_CLK_VDEC_BUS),
106 JH71X0_GATE(JH7100_CLK_VDECBRG_MAIN, "vdecbrg_mainclk", 0, JH7100_CLK_VDEC_BUS),
/linux-6.6.21/include/dt-bindings/clock/
Dstarfive-jh7100.h51 #define JH7100_CLK_VDEC_BUS 42 macro