Home
last modified time | relevance | path

Searched refs:ENDIAN_8IN32 (Results 1 – 25 of 27) sorted by relevance

12

/linux-6.6.21/drivers/gpu/drm/msm/adreno/
Dadreno_common.xml.h113 ENDIAN_8IN32 = 2, enumerator
/linux-6.6.21/sound/soc/amd/include/
Dacp_2_2_enum.h520 ENDIAN_8IN32 = 0x2, enumerator
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/bif/
Dbif_5_1_enum.h520 ENDIAN_8IN32 = 0x2, enumerator
Dbif_5_0_enum.h30 ENDIAN_8IN32 = 0x2, enumerator
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/smu/
Dsmu_8_0_enum.h520 ENDIAN_8IN32 = 0x2, enumerator
Dsmu_7_1_0_enum.h73 ENDIAN_8IN32 = 0x2, enumerator
Dsmu_7_1_1_enum.h80 ENDIAN_8IN32 = 0x2, enumerator
Dsmu_7_1_2_enum.h80 ENDIAN_8IN32 = 0x2, enumerator
Dsmu_7_1_3_enum.h77 ENDIAN_8IN32 = 0x2, enumerator
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_8_2_enum.h520 ENDIAN_8IN32 = 0x2, enumerator
Dgmc_8_1_enum.h30 ENDIAN_8IN32 = 0x2, enumerator
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_8_0_enum.h30 ENDIAN_8IN32 = 0x2, enumerator
Ddce_10_0_enum.h605 ENDIAN_8IN32 = 0x2, enumerator
Ddce_11_0_enum.h5092 ENDIAN_8IN32 = 0x2, enumerator
Ddce_11_2_enum.h5104 ENDIAN_8IN32 = 0x2, enumerator
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_6_0_enum.h533 ENDIAN_8IN32 = 0x2, enumerator
Duvd_5_0_enum.h43 ENDIAN_8IN32 = 0x2, enumerator
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_4_enum.h215 ENDIAN_8IN32 = 0x2, enumerator
Doss_3_0_1_enum.h916 ENDIAN_8IN32 = 0x2, enumerator
Doss_3_0_enum.h329 ENDIAN_8IN32 = 0x2, enumerator
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Ddce_v10_0.c1940 ENDIAN_8IN32); in dce_v10_0_crtc_do_set_base()
1949 ENDIAN_8IN32); in dce_v10_0_crtc_do_set_base()
1960 ENDIAN_8IN32); in dce_v10_0_crtc_do_set_base()
1973 ENDIAN_8IN32); in dce_v10_0_crtc_do_set_base()
Ddce_v11_0.c1990 ENDIAN_8IN32); in dce_v11_0_crtc_do_set_base()
1999 ENDIAN_8IN32); in dce_v11_0_crtc_do_set_base()
2010 ENDIAN_8IN32); in dce_v11_0_crtc_do_set_base()
2023 ENDIAN_8IN32); in dce_v11_0_crtc_do_set_base()
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_enum.h5156 ENDIAN_8IN32 = 0x2, enumerator
Dgfx_8_0_enum.h5690 ENDIAN_8IN32 = 0x2, enumerator
Dgfx_8_1_enum.h6249 ENDIAN_8IN32 = 0x2, enumerator

12