Searched refs:DMA0_REGISTER_OFFSET (Results 1 – 10 of 10) sorted by relevance
| /linux-6.6.21/drivers/gpu/drm/radeon/ |
| D | ni_dma.c | 61 reg = DMA_RB_RPTR + DMA0_REGISTER_OFFSET; in cayman_dma_get_rptr()
85 reg = DMA_RB_WPTR + DMA0_REGISTER_OFFSET; in cayman_dma_get_wptr()
106 reg = DMA_RB_WPTR + DMA0_REGISTER_OFFSET; in cayman_dma_set_wptr()
165 rb_cntl = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in cayman_dma_stop()
167 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, rb_cntl); in cayman_dma_stop()
197 reg_offset = DMA0_REGISTER_OFFSET; in cayman_dma_resume()
|
| D | ni.c | 857 case (DMA_STATUS_REG + DMA0_REGISTER_OFFSET): in cayman_get_allowed_info_register()
1119 WREG32(DMA_TILING_CONFIG + DMA0_REGISTER_OFFSET, gb_addr_config); in cayman_gpu_init()
1756 tmp = RREG32(DMA_STATUS_REG + DMA0_REGISTER_OFFSET); in cayman_gpu_check_soft_reset()
1837 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in cayman_gpu_soft_reset()
1839 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in cayman_gpu_soft_reset()
|
| D | si.c | 1317 case (DMA_STATUS_REG + DMA0_REGISTER_OFFSET): in si_get_allowed_info_register()
3277 WREG32(DMA_TILING_CONFIG + DMA0_REGISTER_OFFSET, gb_addr_config); in si_gpu_init()
3801 tmp = RREG32(DMA_STATUS_REG + DMA0_REGISTER_OFFSET); in si_gpu_check_soft_reset()
3883 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in si_gpu_soft_reset()
3885 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in si_gpu_soft_reset()
4050 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in si_gpu_pci_config_reset()
4052 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in si_gpu_pci_config_reset()
5538 offset = DMA0_REGISTER_OFFSET; in si_enable_dma_mgcg()
5550 offset = DMA0_REGISTER_OFFSET; in si_enable_dma_mgcg()
5957 tmp = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET) & ~TRAP_ENABLE; in si_disable_interrupt_state()
[all …]
|
| D | nid.h | 1301 #define DMA0_REGISTER_OFFSET 0x0 /* not a register */ macro
|
| D | sid.h | 1812 #define DMA0_REGISTER_OFFSET 0x0 /* not a register */ macro
|
| /linux-6.6.21/drivers/gpu/drm/amd/amdgpu/ |
| D | si_dma.c | 32 DMA0_REGISTER_OFFSET,
596 sdma_cntl = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET); in si_dma_set_trap_irq_state()
598 WREG32(DMA_CNTL + DMA0_REGISTER_OFFSET, sdma_cntl); in si_dma_set_trap_irq_state()
601 sdma_cntl = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET); in si_dma_set_trap_irq_state()
603 WREG32(DMA_CNTL + DMA0_REGISTER_OFFSET, sdma_cntl); in si_dma_set_trap_irq_state()
655 offset = DMA0_REGISTER_OFFSET; in si_dma_set_clockgating_state()
667 offset = DMA0_REGISTER_OFFSET; in si_dma_set_clockgating_state()
|
| D | si_enums.h | 131 #define DMA0_REGISTER_OFFSET 0x000 macro
|
| D | sid.h | 1875 #define DMA0_REGISTER_OFFSET 0x0 /* not a register */ macro
|
| D | si.c | 1119 {DMA_STATUS_REG + DMA0_REGISTER_OFFSET},
|
| D | gfx_v6_0.c | 1702 WREG32(mmDMA_TILING_CONFIG + DMA0_REGISTER_OFFSET, gb_addr_config); in gfx_v6_0_constants_init()
|