Searched refs:DISP_CC_MDSS_PCLK1_CLK_SRC (Results 1 – 23 of 23) sorted by relevance
| /linux-6.6.21/include/dt-bindings/clock/ |
| D | qcom,dispcc-sdm845.h | 28 #define DISP_CC_MDSS_PCLK1_CLK_SRC 18 macro
|
| D | qcom,dispcc-sm8250.h | 49 #define DISP_CC_MDSS_PCLK1_CLK_SRC 39 macro
|
| D | qcom,dispcc-sm8350.h | 49 #define DISP_CC_MDSS_PCLK1_CLK_SRC 39 macro
|
| D | qcom,dispcc-sm8150.h | 49 #define DISP_CC_MDSS_PCLK1_CLK_SRC 39 macro
|
| D | qcom,dispcc-sc8280xp.h | 78 #define DISP_CC_MDSS_PCLK1_CLK_SRC 68 macro
|
| D | qcom,sm8450-dispcc.h | 78 #define DISP_CC_MDSS_PCLK1_CLK_SRC 68 macro
|
| D | qcom,sm8550-dispcc.h | 79 #define DISP_CC_MDSS_PCLK1_CLK_SRC 69 macro
|
| /linux-6.6.21/Documentation/devicetree/bindings/display/msm/ |
| D | qcom,sdm845-mdss.yaml | 231 <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | qcom,sm8150-mdss.yaml | 283 <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | qcom,sm8250-mdss.yaml | 285 <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | qcom,sm8550-mdss.yaml | 293 <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | qcom,sm8450-mdss.yaml | 304 <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| /linux-6.6.21/drivers/clk/qcom/ |
| D | dispcc-sdm845.c | 805 [DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp_cc_mdss_pclk1_clk_src.clkr,
|
| D | dispcc-sm8250.c | 1207 [DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp_cc_mdss_pclk1_clk_src.clkr,
|
| D | dispcc-sc8280xp.c | 2947 [DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp0_cc_mdss_pclk1_clk_src.clkr,
3029 [DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp1_cc_mdss_pclk1_clk_src.clkr,
|
| D | dispcc-sm8450.c | 1714 [DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp_cc_mdss_pclk1_clk_src.clkr,
|
| D | dispcc-sm8550.c | 1710 [DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp_cc_mdss_pclk1_clk_src.clkr,
|
| /linux-6.6.21/arch/arm64/boot/dts/qcom/ |
| D | sm8350.dtsi | 2731 <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | sm8150.dtsi | 3888 <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | sm8550.dtsi | 2740 <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | sdm845.dtsi | 4715 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | sm8450.dtsi | 3027 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
| D | sm8250.dtsi | 4511 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|