Home
last modified time | relevance | path

Searched refs:CLK_TOP_TL_SEL (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dmt8192-clk.h53 #define CLK_TOP_TL_SEL 41 macro
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt8192.c644 MUX_GATE_CLR_SET_UPD(CLK_TOP_TL_SEL, "tl_sel",
/linux-6.6.21/arch/arm64/boot/dts/mediatek/
Dmt8192.dtsi1082 assigned-clocks = <&topckgen CLK_TOP_TL_SEL>;