Home
last modified time | relevance | path

Searched refs:CLK_TOP_SYSPLL_D3 (Results 1 – 18 of 18) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dmt8135-clk.h39 #define CLK_TOP_SYSPLL_D3 28 macro
Dmediatek,mt6795-clk.h56 #define CLK_TOP_SYSPLL_D3 45 macro
Dmt6797-clk.h51 #define CLK_TOP_SYSPLL_D3 41 macro
Dmt8173-clk.h58 #define CLK_TOP_SYSPLL_D3 48 macro
Dmt6765-clk.h41 #define CLK_TOP_SYSPLL_D3 6 macro
Dmediatek,mt8365-clk.h21 #define CLK_TOP_SYSPLL_D3 11 macro
Dmt8183-clk.h80 #define CLK_TOP_SYSPLL_D3 44 macro
Dmt2712-clk.h41 #define CLK_TOP_SYSPLL_D3 10 macro
Dmt2701-clk.h13 #define CLK_TOP_SYSPLL_D3 3 macro
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt6795-topckgen.c410 FACTOR_FLAGS(CLK_TOP_SYSPLL_D3, "syspll_d3", "main_h364m", 1, 1, 0),
Dclk-mt8173-topckgen.c489 FACTOR_FLAGS(CLK_TOP_SYSPLL_D3, "syspll_d3", "main_h364m", 1, 1, 0),
Dclk-mt8135.c56 FACTOR(CLK_TOP_SYSPLL_D3, "syspll_d3", "mainpll_537p3m", 1, 1),
Dclk-mt6797.c31 FACTOR(CLK_TOP_SYSPLL_D3, "syspll_d3", "mainpll", 1, 3),
Dclk-mt2712.c49 FACTOR(CLK_TOP_SYSPLL_D3, "syspll_d3", "syspll_ck", 1, 3),
Dclk-mt8183.c41 FACTOR_FLAGS(CLK_TOP_SYSPLL_D3, "syspll_d3", "mainpll", 1, 3, 0),
Dclk-mt8365.c40 FACTOR(CLK_TOP_SYSPLL_D3, "syspll_d3", "mainpll", 1, 3),
Dclk-mt6765.c89 FACTOR(CLK_TOP_SYSPLL_D3, "syspll_d3", "mainpll", 1, 3),
Dclk-mt2701.c59 FACTOR(CLK_TOP_SYSPLL_D3, "syspll_d3", "mainpll", 1, 3),