Home
last modified time | relevance | path

Searched refs:CLK_TOP_SYSPLL_D2 (Results 1 – 22 of 22) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dmt8135-clk.h31 #define CLK_TOP_SYSPLL_D2 20 macro
Dmt7629-clk.h34 #define CLK_TOP_SYSPLL_D2 24 macro
Dmt7622-clk.h30 #define CLK_TOP_SYSPLL_D2 18 macro
Dmediatek,mt6795-clk.h51 #define CLK_TOP_SYSPLL_D2 40 macro
Dmt6797-clk.h46 #define CLK_TOP_SYSPLL_D2 36 macro
Dmt8173-clk.h53 #define CLK_TOP_SYSPLL_D2 43 macro
Dmt6765-clk.h36 #define CLK_TOP_SYSPLL_D2 1 macro
Dmediatek,mt8365-clk.h16 #define CLK_TOP_SYSPLL_D2 6 macro
Dmt8183-clk.h79 #define CLK_TOP_SYSPLL_D2 43 macro
Dmt2712-clk.h36 #define CLK_TOP_SYSPLL_D2 5 macro
Dmt2701-clk.h12 #define CLK_TOP_SYSPLL_D2 2 macro
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt6795-topckgen.c405 FACTOR_FLAGS(CLK_TOP_SYSPLL_D2, "syspll_d2", "main_h546m", 1, 1, 0),
Dclk-mt8173-topckgen.c484 FACTOR_FLAGS(CLK_TOP_SYSPLL_D2, "syspll_d2", "main_h546m", 1, 1, 0),
Dclk-mt7622.c272 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
Dclk-mt8135.c47 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll_806m", 1, 1),
Dclk-mt7629.c377 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
Dclk-mt6797.c26 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
Dclk-mt2712.c44 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "syspll_ck", 1, 2),
Dclk-mt8183.c36 FACTOR_FLAGS(CLK_TOP_SYSPLL_D2, "syspll_d2", "syspll_ck", 1, 2, 0),
Dclk-mt8365.c35 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
Dclk-mt6765.c84 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
Dclk-mt2701.c58 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),