Home
last modified time | relevance | path

Searched refs:CLK_TOP_NR_SEL (Results 1 – 4 of 4) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dmt2712-clk.h152 #define CLK_TOP_NR_SEL 121 macro
Dmt2701-clk.h114 #define CLK_TOP_NR_SEL 103 macro
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt2712.c681 MUX_GATE(CLK_TOP_NR_SEL, "nr_sel", nr_parents, 0x090, 24, 3, 31),
Dclk-mt2701.c550 MUX_GATE(CLK_TOP_NR_SEL, "nr_sel", nr_osd_parents,