Home
last modified time | relevance | path

Searched refs:CLK_TOP_NFI2X_SEL (Results 1 – 6 of 6) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dmediatek,mt8365-clk.h106 #define CLK_TOP_NFI2X_SEL 96 macro
Dmt2712-clk.h153 #define CLK_TOP_NFI2X_SEL 122 macro
Dmt2701-clk.h111 #define CLK_TOP_NFI2X_SEL 100 macro
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt2712.c683 MUX_GATE(CLK_TOP_NFI2X_SEL, "nfi2x_sel", nfi2x_parents, 0x0a0, 0, 4, 7),
Dclk-mt8365.c508 MUX_GATE_CLR_SET_UPD(CLK_TOP_NFI2X_SEL, "nfi2x_sel", nfi2x_parents,
Dclk-mt2701.c541 MUX_GATE(CLK_TOP_NFI2X_SEL, "nfi2x_sel", nfi2x_parents,