Searched refs:CLK_TOP_MSDCPLL (Results 1 – 15 of 15) sorted by relevance
| /linux-6.6.21/include/dt-bindings/clock/ |
| D | mediatek,mt6795-clk.h | 45 #define CLK_TOP_MSDCPLL 34 macro
|
| D | mt8173-clk.h | 47 #define CLK_TOP_MSDCPLL 37 macro
|
| D | mt6765-clk.h | 74 #define CLK_TOP_MSDCPLL 39 macro
|
| D | mediatek,mt8365-clk.h | 63 #define CLK_TOP_MSDCPLL 53 macro
|
| D | mt2712-clk.h | 110 #define CLK_TOP_MSDCPLL 79 macro
|
| D | mt2701-clk.h | 47 #define CLK_TOP_MSDCPLL 37 macro
|
| D | mt8192-clk.h | 136 #define CLK_TOP_MSDCPLL 124 macro
|
| /linux-6.6.21/drivers/clk/mediatek/ |
| D | clk-mt6795-topckgen.c | 398 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
|
| D | clk-mt8173-topckgen.c | 477 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
|
| D | clk-mt2712.c | 117 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
|
| D | clk-mt8365.c | 84 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
|
| D | clk-mt8192.c | 82 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
|
| D | clk-mt6765.c | 124 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
|
| D | clk-mt2701.c | 96 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
|
| /linux-6.6.21/arch/arm64/boot/dts/mediatek/ |
| D | mt8365-evk.dts | 142 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL>;
|