Searched refs:CLK_TOP_MSDC50_0 (Results 1 – 12 of 12) sorted by relevance
| /linux-6.6.21/include/dt-bindings/clock/ |
| D | mt6765-clk.h | 95 #define CLK_TOP_MSDC50_0 60 macro
|
| D | mt8186-clk.h | 32 #define CLK_TOP_MSDC50_0 13 macro
|
| D | mt6779-clk.h | 19 #define CLK_TOP_MSDC50_0 9 macro
|
| D | mediatek,mt8188-clk.h | 38 #define CLK_TOP_MSDC50_0 27 macro
|
| D | mt8195-clk.h | 42 #define CLK_TOP_MSDC50_0 30 macro
|
| /linux-6.6.21/drivers/clk/mediatek/ |
| D | clk-mt8186-topckgen.c | 536 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, "top_msdc50_0",
|
| D | clk-mt8188-topckgen.c | 1020 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, "top_msdc50_0",
|
| D | clk-mt8195-topckgen.c | 935 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, "top_msdc50_0",
|
| D | clk-mt6765.c | 143 FACTOR(CLK_TOP_MSDC50_0, "msdc50_0_ck", "msdc50_0_sel", 1, 1),
|
| D | clk-mt6779.c | 691 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0, "msdc50_0_sel",
|
| /linux-6.6.21/arch/arm64/boot/dts/mediatek/ |
| D | mt8186.dtsi | 1565 clocks = <&topckgen CLK_TOP_MSDC50_0>,
1571 assigned-clocks = <&topckgen CLK_TOP_MSDC50_0>;
|
| D | mt8195.dtsi | 1369 clocks = <&topckgen CLK_TOP_MSDC50_0>,
|