Home
last modified time | relevance | path

Searched refs:CLK_TOP_I2SI1_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/ !
Dmt2712-clk.h182 #define CLK_TOP_I2SI1_SEL 151 macro
/linux-6.6.21/drivers/clk/mediatek/ !
Dclk-mt2712.c727 MUX_GATE(CLK_TOP_I2SI1_SEL, "i2si1_sel", i2so1_parents, 0x530, 8, 2, 15),