Home
last modified time | relevance | path

Searched refs:CLK_TOP_DPILVDS1_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/ !
Dmt2712-clk.h150 #define CLK_TOP_DPILVDS1_SEL 119 macro
/linux-6.6.21/drivers/clk/mediatek/ !
Dclk-mt2712.c678 MUX_GATE(CLK_TOP_DPILVDS1_SEL, "dpilvds1_sel", dpilvds1_parents,