Home
last modified time | relevance | path

Searched refs:CLK_TOP_CMSYS_SEL (Results 1 – 4 of 4) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dmt2712-clk.h196 #define CLK_TOP_CMSYS_SEL 165 macro
Dmt2701-clk.h125 #define CLK_TOP_CMSYS_SEL 114 macro
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt2712.c747 MUX_GATE(CLK_TOP_CMSYS_SEL, "cmsys_sel", cmsys_parents, 0x560, 24, 3, 31),
Dclk-mt2701.c575 MUX_GATE(CLK_TOP_CMSYS_SEL, "cmsys_sel", cmsys_parents,