Searched refs:CLK_TOP_CAMTG_SEL (Results 1 – 16 of 16) sorted by relevance
| /linux-6.6.21/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 90 #define CLK_TOP_CAMTG_SEL 79 macro
|
| D | mediatek,mt6795-clk.h | 98 #define CLK_TOP_CAMTG_SEL 87 macro
|
| D | mt8173-clk.h | 100 #define CLK_TOP_CAMTG_SEL 90 macro
|
| D | mt6765-clk.h | 137 #define CLK_TOP_CAMTG_SEL 102 macro
|
| D | mediatek,mt8365-clk.h | 77 #define CLK_TOP_CAMTG_SEL 67 macro
|
| D | mt2712-clk.h | 137 #define CLK_TOP_CAMTG_SEL 106 macro
|
| D | mt2701-clk.h | 91 #define CLK_TOP_CAMTG_SEL 80 macro
|
| D | mt8192-clk.h | 27 #define CLK_TOP_CAMTG_SEL 15 macro
|
| /linux-6.6.21/drivers/clk/mediatek/ |
| D | clk-mt6795-topckgen.c | 465 TOP_MUX_GATE(CLK_TOP_CAMTG_SEL, "camtg_sel", camtg_parents, 0x60, 0, 3, 7, 0),
|
| D | clk-mt8173-topckgen.c | 544 MUX_GATE(CLK_TOP_CAMTG_SEL, "camtg_sel", camtg_parents, 0x0060, 0, 3, 7),
|
| D | clk-mt8135.c | 378 MUX_GATE(CLK_TOP_CAMTG_SEL, "camtg_sel", camtg_parents, 0x0158, 8, 3, 15),
|
| D | clk-mt2712.c | 655 MUX_GATE(CLK_TOP_CAMTG_SEL, "camtg_sel", camtg_parents, 0x060, 0, 4, 7),
|
| D | clk-mt8365.c | 424 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG_SEL, "camtg_sel", camtg_parents,
|
| D | clk-mt8192.c | 584 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG_SEL, "camtg_sel",
|
| D | clk-mt6765.c | 389 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG_SEL, "camtg_sel",
|
| D | clk-mt2701.c | 502 MUX_GATE(CLK_TOP_CAMTG_SEL, "camtg_sel", camtg_parents,
|