Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL12_DIV0 (Results 1 – 22 of 22) sorted by relevance

/linux-6.6.21/sound/soc/mediatek/mt8186/
Dmt8186-afe-clk.h72 CLK_TOP_APLL12_DIV0, enumerator
Dmt8186-afe-clk.c65 [CLK_TOP_APLL12_DIV0] = "top_apll12_div0",
520 .div_clk_id = CLK_TOP_APLL12_DIV0,
/linux-6.6.21/sound/soc/mediatek/mt8183/
Dmt8183-afe-clk.c44 CLK_TOP_APLL12_DIV0, enumerator
83 [CLK_TOP_APLL12_DIV0] = "top_apll12_div0",
514 .div_clk_id = CLK_TOP_APLL12_DIV0,
/linux-6.6.21/include/dt-bindings/clock/
Dmt8516-clk.h151 #define CLK_TOP_APLL12_DIV0 119 macro
Dmt6765-clk.h113 #define CLK_TOP_APLL12_DIV0 78 macro
Dmt8183-clk.h158 #define CLK_TOP_APLL12_DIV0 122 macro
Dmt6779-clk.h138 #define CLK_TOP_APLL12_DIV0 128 macro
Dmt8192-clk.h154 #define CLK_TOP_APLL12_DIV0 142 macro
Dmt8195-clk.h230 #define CLK_TOP_APLL12_DIV0 218 macro
/linux-6.6.21/sound/soc/mediatek/mt8192/
Dmt8192-afe-clk.h206 CLK_TOP_APLL12_DIV0, enumerator
Dmt8192-afe-clk.c49 [CLK_TOP_APLL12_DIV0] = "top_apll12_div0",
422 .div_clk_id = CLK_TOP_APLL12_DIV0,
/linux-6.6.21/Documentation/devicetree/bindings/sound/
Dmt8195-afe-pcm.yaml163 <&topckgen 233>, //CLK_TOP_APLL12_DIV0
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt8516.c632 GATE_TOP5(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll12_ck_div0", 0),
Dclk-mt8167.c850 GATE_TOP5(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll12_ck_div0", 0),
Dclk-mt8183.c625 DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll_i2s0_sel", 0x320, 2, 0x324, 8, 0),
Dclk-mt8192.c700 DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll_i2s0_m_sel", 0x320, 0, 0x328, 8, 0),
Dclk-mt8195-topckgen.c1166 DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "top_i2si1_mck", 0x0320, 0, 0x0328, 8, 0),
Dclk-mt6765.c516 GATE_TOP2(CLK_TOP_APLL12_DIV0, "apll12_div0", "aud_1_ck", 2),
Dclk-mt6779.c827 DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "i2s0_m_ck_sel",
/linux-6.6.21/arch/arm64/boot/dts/mediatek/
Dmt8192.dtsi995 <&topckgen CLK_TOP_APLL12_DIV0>,
Dmt8183.dtsi1494 <&topckgen CLK_TOP_APLL12_DIV0>,
Dmt8195.dtsi992 <&topckgen CLK_TOP_APLL12_DIV0>,