Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL1 (Results 1 – 22 of 22) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dmt8516-clk.h65 #define CLK_TOP_APLL1 33 macro
Dmediatek,mt6795-clk.h36 #define CLK_TOP_APLL1 25 macro
Dmt8173-clk.h35 #define CLK_TOP_APLL1 25 macro
Dmt6765-clk.h76 #define CLK_TOP_APLL1 41 macro
Dmediatek,mt8365-clk.h54 #define CLK_TOP_APLL1 44 macro
Dmt2712-clk.h74 #define CLK_TOP_APLL1 43 macro
Dmt8192-clk.h113 #define CLK_TOP_APLL1 101 macro
Dmediatek,mt8188-clk.h83 #define CLK_TOP_APLL1 72 macro
Dmt8195-clk.h104 #define CLK_TOP_APLL1 92 macro
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt6795-topckgen.c386 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
Dclk-mt8173-topckgen.c461 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
Dclk-mt8516.c60 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
Dclk-mt8167.c67 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
Dclk-mt2712.c82 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
Dclk-mt8188-topckgen.c1130 MUX_GATE_CLR_SET_UPD(CLK_TOP_APLL1, "top_apll1",
Dclk-mt8365.c76 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
Dclk-mt8192.c59 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
Dclk-mt8195-topckgen.c1089 MUX_GATE_CLR_SET_UPD(CLK_TOP_APLL1, "top_apll1",
Dclk-mt6765.c126 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
/linux-6.6.21/Documentation/devicetree/bindings/sound/
Dmt8195-afe-pcm.yaml161 <&topckgen 163>, //CLK_TOP_APLL1
/linux-6.6.21/arch/arm64/boot/dts/mediatek/
Dmt8173.dtsi879 assigned-clock-parents = <&topckgen CLK_TOP_APLL1>,
Dmt8192.dtsi978 <&topckgen CLK_TOP_APLL1>,