Home
last modified time | relevance | path

Searched refs:CLK_SCLK_MMC2 (Results 1 – 22 of 22) sorted by relevance

/linux-6.6.21/include/dt-bindings/clock/
Dexynos5410.h28 #define CLK_SCLK_MMC2 134 macro
Dexynos5250.h38 #define CLK_SCLK_MMC2 141 macro
Dexynos7-clk.h59 #define CLK_SCLK_MMC2 6 macro
Dexynos5420.h35 #define CLK_SCLK_MMC2 134 macro
Dexynos4.h60 #define CLK_SCLK_MMC2 147 macro
Dexynos3250.h257 #define CLK_SCLK_MMC2 249 macro
Dexynos5433.h558 #define CLK_SCLK_MMC2 61 macro
/linux-6.6.21/drivers/clk/samsung/
Dclk-exynos5410.c179 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2",
Dclk-exynos3250.c104 #define CLKS_NR_MAIN (CLK_SCLK_MMC2 + 1)
551 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc2_pre",
Dclk-exynos5250.c482 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2",
Dclk-exynos7.c521 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "dout_sclk_mmc2",
Dclk-exynos4.c775 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2", SRC_MASK_FSYS, 8,
Dclk-exynos5420.c1013 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "dout_mmc2",
Dclk-exynos5433.c2338 GATE(CLK_SCLK_MMC2, "sclk_mmc2", "mout_sclk_mmc2_user",
/linux-6.6.21/Documentation/devicetree/bindings/mmc/
Dsamsung,exynos-dw-mshc.yaml143 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
/linux-6.6.21/arch/arm/boot/dts/samsung/
Dexynos5410.dtsi156 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
Dexynos3250.dtsi579 clocks = <&cmu CLK_SDMMC2>, <&cmu CLK_SCLK_MMC2>;
Dexynos4.dtsi340 clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
Dexynos5250.dtsi576 clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
Dexynos5420.dtsi342 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
/linux-6.6.21/arch/arm64/boot/dts/exynos/
Dexynos7.dtsi606 <&clock_top1 CLK_SCLK_MMC2>;
Dexynos5433.dtsi1855 <&cmu_fsys CLK_SCLK_MMC2>;