Home
last modified time | relevance | path

Searched refs:CLK_MM_SMI_COMMON (Results 1 – 25 of 32) sorted by relevance

12

/linux-6.6.21/arch/arm64/boot/dts/mediatek/
Dmt8167.dtsi136 clocks = <&mmsys CLK_MM_SMI_COMMON>,
137 <&mmsys CLK_MM_SMI_COMMON>;
Dmt6795.dtsi696 clocks = <&mmsys CLK_MM_SMI_COMMON>, <&mmsys CLK_MM_SMI_LARB0>;
707 clocks = <&infracfg CLK_INFRA_SMI>, <&mmsys CLK_MM_SMI_COMMON>;
714 clocks = <&mmsys CLK_MM_SMI_COMMON>, <&infracfg CLK_INFRA_SMI>;
Dmt8186.dtsi977 <&mmsys CLK_MM_SMI_COMMON>,
1738 clocks = <&mmsys CLK_MM_SMI_COMMON>, <&mmsys CLK_MM_SMI_COMMON>,
1747 clocks = <&mmsys CLK_MM_SMI_COMMON>,
1748 <&mmsys CLK_MM_SMI_COMMON>;
1758 clocks = <&mmsys CLK_MM_SMI_COMMON>,
1759 <&mmsys CLK_MM_SMI_COMMON>;
/linux-6.6.21/drivers/clk/mediatek/
Dclk-mt6765-mm.c45 GATE_MM(CLK_MM_SMI_COMMON, "mm_smi_common", "mm_ck", 19),
Dclk-mt8186-mm.c48 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "top_disp", 17),
Dclk-mt2701-mm.c34 GATE_DISP0(CLK_MM_SMI_COMMON, "mm_smi_comm", "mm_sel", 0),
Dclk-mt8167-mm.c38 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "smi_mm", 0),
Dclk-mt6797-mm.c33 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "mm_sel", 0),
Dclk-mt6795-mm.c33 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "mm_sel", 0),
Dclk-mt6779-mm.c36 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "mm_sel", 0),
Dclk-mt8183-mm.c36 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "mm_sel", 0),
Dclk-mt8192-mm.c60 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "disp_sel", 17),
Dclk-mt8173-mm.c37 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "mm_sel", 0),
Dclk-mt2712-mm.c44 GATE_MM0(CLK_MM_SMI_COMMON, "mm_smi_common", "mm_sel", 0),
/linux-6.6.21/include/dt-bindings/clock/
Dmt8167-clk.h79 #define CLK_MM_SMI_COMMON 0 macro
Dmediatek,mt6795-clk.h219 #define CLK_MM_SMI_COMMON 0 macro
Dmt6797-clk.h215 #define CLK_MM_SMI_COMMON 1 macro
Dmt8173-clk.h248 #define CLK_MM_SMI_COMMON 1 macro
Dmt6765-clk.h270 #define CLK_MM_SMI_COMMON 19 macro
Dmt8183-clk.h309 #define CLK_MM_SMI_COMMON 0 macro
Dmt8186-clk.h316 #define CLK_MM_SMI_COMMON 15 macro
Dmt6779-clk.h341 #define CLK_MM_SMI_COMMON 1 macro
Dmt2712-clk.h301 #define CLK_MM_SMI_COMMON 0 macro
Dmt2701-clk.h353 #define CLK_MM_SMI_COMMON 1 macro
/linux-6.6.21/Documentation/devicetree/bindings/memory-controllers/
Dmediatek,smi-common.yaml181 clocks = <&mmsys CLK_MM_SMI_COMMON>,
182 <&mmsys CLK_MM_SMI_COMMON>;

12