Searched refs:CLK_MM_MDP_WDMA (Results 1 – 14 of 14) sorted by relevance
| /linux-6.6.21/drivers/clk/mediatek/ |
| D | clk-mt2701-mm.c | 45 GATE_DISP0(CLK_MM_MDP_WDMA, "mm_mdp_wdma", "mm_sel", 11),
|
| D | clk-mt8167-mm.c | 45 GATE_MM0(CLK_MM_MDP_WDMA, "mm_mdp_wdma", "smi_mm", 7),
|
| D | clk-mt6797-mm.c | 44 GATE_MM0(CLK_MM_MDP_WDMA, "mm_mdp_wdma", "mm_sel", 11),
|
| D | clk-mt6795-mm.c | 44 GATE_MM0(CLK_MM_MDP_WDMA, "mm_mdp_wdma", "mm_sel", 11),
|
| D | clk-mt8173-mm.c | 47 GATE_MM0(CLK_MM_MDP_WDMA, "mm_mdp_wdma", "mm_sel", 11),
|
| D | clk-mt2712-mm.c | 55 GATE_MM0(CLK_MM_MDP_WDMA, "mm_mdp_wdma", "mm_sel", 11),
|
| /linux-6.6.21/include/dt-bindings/clock/ |
| D | mt8167-clk.h | 86 #define CLK_MM_MDP_WDMA 7 macro
|
| D | mediatek,mt6795-clk.h | 230 #define CLK_MM_MDP_WDMA 11 macro
|
| D | mt6797-clk.h | 226 #define CLK_MM_MDP_WDMA 12 macro
|
| D | mt8173-clk.h | 258 #define CLK_MM_MDP_WDMA 11 macro
|
| D | mt2712-clk.h | 312 #define CLK_MM_MDP_WDMA 11 macro
|
| D | mt2701-clk.h | 364 #define CLK_MM_MDP_WDMA 12 macro
|
| /linux-6.6.21/Documentation/devicetree/bindings/media/ |
| D | mediatek-mdp.txt | 76 clocks = <&mmsys CLK_MM_MDP_WDMA>;
|
| /linux-6.6.21/arch/arm64/boot/dts/mediatek/ |
| D | mt8173.dtsi | 1044 clocks = <&mmsys CLK_MM_MDP_WDMA>;
|