Home
last modified time | relevance | path

Searched refs:CLK_DIVIDER_ONE_BASED (Results 1 – 25 of 34) sorted by relevance

12

/linux-6.6.21/drivers/clk/
Dclk-loongson2.c255 6, CLK_DIVIDER_ONE_BASED, in loongson2_clk_probe()
267 7, CLK_DIVIDER_ONE_BASED, in loongson2_clk_probe()
273 6, CLK_DIVIDER_ONE_BASED, in loongson2_clk_probe()
279 6, CLK_DIVIDER_ONE_BASED, in loongson2_clk_probe()
285 6, CLK_DIVIDER_ONE_BASED, in loongson2_clk_probe()
291 6, CLK_DIVIDER_ONE_BASED, in loongson2_clk_probe()
309 CLK_DIVIDER_ONE_BASED, in loongson2_clk_probe()
315 CLK_DIVIDER_ONE_BASED, in loongson2_clk_probe()
Dclk-loongson1.c202 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST);
204 26, 4, NULL, 12, 0, CLK_DIVIDER_ONE_BASED);
206 14, 4, NULL, 10, 0, CLK_DIVIDER_ONE_BASED);
232 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST);
234 24, 7, NULL, 4, 1, CLK_DIVIDER_ONE_BASED);
Dclk-divider.c71 if (flags & CLK_DIVIDER_ONE_BASED) in _get_maxdiv()
94 if (flags & CLK_DIVIDER_ONE_BASED) in _get_div()
119 if (flags & CLK_DIVIDER_ONE_BASED) in _get_val()
Dclk-asm9260.c306 base + dc->reg, 0, 8, CLK_DIVIDER_ONE_BASED, in asm9260_acc_init()
Dclk-bm1880.c678 div_clk->div.flags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO; in bm1880_clk_register_div()
817 div_hws->div.flags = CLK_DIVIDER_ONE_BASED | in bm1880_clk_register_composite()
Dclk-nomadik.c541 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in of_nomadik_hclk_setup()
/linux-6.6.21/drivers/clk/microchip/
Dclk-mpfs-ccc.c135 CLK_DIVIDER_ONE_BASED, MPFS_CCC_POSTDIV01_CR),
137 CLK_DIVIDER_ONE_BASED, MPFS_CCC_POSTDIV01_CR),
139 CLK_DIVIDER_ONE_BASED, MPFS_CCC_POSTDIV23_CR),
141 CLK_DIVIDER_ONE_BASED, MPFS_CCC_POSTDIV23_CR),
146 CLK_DIVIDER_ONE_BASED, MPFS_CCC_POSTDIV01_CR),
148 CLK_DIVIDER_ONE_BASED, MPFS_CCC_POSTDIV01_CR),
150 CLK_DIVIDER_ONE_BASED, MPFS_CCC_POSTDIV23_CR),
152 CLK_DIVIDER_ONE_BASED, MPFS_CCC_POSTDIV23_CR),
Dclk-mpfs.c240 .cfg.flags = CLK_DIVIDER_ONE_BASED,
/linux-6.6.21/drivers/clk/zynq/
Dclkc.c138 0, fclk_ctrl_reg, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_register_fclk()
143 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_register_fclk()
194 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, lock); in zynq_clk_register_periph_clk()
281 SLCR_ARM_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
325 SLCR_DDR_CLK_CTRL, 26, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
331 SLCR_DDR_CLK_CTRL, 20, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
338 SLCR_DCI_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
342 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_setup()
390 SLCR_GEM0_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
394 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_setup()
[all …]
/linux-6.6.21/drivers/clk/ti/
Ddivider.c47 if (!(divider->flags & CLK_DIVIDER_ONE_BASED) && in _setup_mask()
62 if (divider->flags & CLK_DIVIDER_ONE_BASED) in _get_div()
84 if (divider->flags & CLK_DIVIDER_ONE_BASED) in _get_val()
494 div->flags |= CLK_DIVIDER_ONE_BASED; in ti_clk_divider_populate()
Dadpll.c653 CLK_DIVIDER_ONE_BASED); in ti_adpll_init_children_adpll_s()
696 CLK_DIVIDER_ONE_BASED); in ti_adpll_init_children_adpll_s()
726 CLK_DIVIDER_ONE_BASED); in ti_adpll_init_children_adpll_lj()
/linux-6.6.21/drivers/clk/mmp/
Dclk-audio.c270 priv->sysclk_div.flags = CLK_DIVIDER_ONE_BASED; in register_clocks()
291 priv->sspa0_div.flags = CLK_DIVIDER_ONE_BASED; in register_clocks()
322 priv->sspa1_div.flags = CLK_DIVIDER_ONE_BASED; in register_clocks()
Dclk-mix.c30 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_maxdiv()
47 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_div()
84 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_div_val()
Dclk-of-mmp2.c349 …{0, "disp0_div", "disp0_mux", CLK_SET_RATE_PARENT, APMU_DISP0, 8, 4, CLK_DIVIDER_ONE_BASED, &disp0…
351 …{0, "disp1_div", "disp1_mux", CLK_SET_RATE_PARENT, APMU_DISP1, 8, 4, CLK_DIVIDER_ONE_BASED, &disp1…
Dclk-of-pxa1928.c155 {0, "sdh_div", "sdh_mux", 0, PXA1928_CLK_SDH0 * 4, 10, 4, CLK_DIVIDER_ONE_BASED, &sdh0_lock},
/linux-6.6.21/drivers/clk/xilinx/
Dclk-xlnx-clock-wizard.c663 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in clk_wzrd_probe()
702 flags, ctrl_reg, 0, 8, CLK_DIVIDER_ONE_BASED | in clk_wzrd_probe()
726 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in clk_wzrd_probe()
735 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in clk_wzrd_probe()
Dxlnx_vcu.c441 u8 divider_flags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO | in xvcu_clk_hw_register_leaf()
/linux-6.6.21/drivers/clk/mxs/
Dclk-div.c93 div->divider.flags = CLK_DIVIDER_ONE_BASED; in mxs_clk_div()
/linux-6.6.21/arch/powerpc/platforms/512x/
Dclock-commonclk.c759 CLK_DIVIDER_ONE_BASED); in mpc512x_clk_setup_clock_tree()
763 9, 7, CLK_DIVIDER_ONE_BASED); in mpc512x_clk_setup_clock_tree()
769 CLK_DIVIDER_ONE_BASED); in mpc512x_clk_setup_clock_tree()
/linux-6.6.21/drivers/clk/sunxi/
Dclk-a10-pll2.c66 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in sun4i_pll2_setup()
/linux-6.6.21/drivers/clk/imx/
Dclk-divider-gate.c207 div_gate->divider.flags = CLK_DIVIDER_ONE_BASED | clk_divider_flags; in imx_clk_hw_divider_gate()
/linux-6.6.21/drivers/clk/zynqmp/
Ddivider.c245 ccf_flag |= CLK_DIVIDER_ONE_BASED; in zynqmp_clk_map_divider_ccf_flags()
/linux-6.6.21/drivers/clk/nxp/
Dclk-lpc32xx.c936 if (flags & CLK_DIVIDER_ONE_BASED) in _get_div()
1280 CLK_DIVIDER_ONE_BASED),
1286 CLK_DIVIDER_ONE_BASED),
1333 LPC32XX_DEFINE_DIV(SD_DIV, MS_CTRL, 0, 4, NULL, CLK_DIVIDER_ONE_BASED),
/linux-6.6.21/drivers/gpu/drm/msm/dsi/phy/
Ddsi_phy_10nm.c619 0, 4, CLK_DIVIDER_ONE_BASED, &pll_10nm->postdiv_lock); in pll_10nm_register()
675 4, 4, CLK_DIVIDER_ONE_BASED, &pll_10nm->postdiv_lock); in pll_10nm_register()
Ddsi_phy_7nm.c668 0, 4, CLK_DIVIDER_ONE_BASED, &pll_7nm->postdiv_lock); in pll_7nm_register()
743 4, 4, CLK_DIVIDER_ONE_BASED, &pll_7nm->postdiv_lock); in pll_7nm_register()

12