Home
last modified time | relevance | path

Searched refs:AR_SREV_9565 (Results 1 – 18 of 18) sorted by relevance

/linux-6.6.21/drivers/net/wireless/ath/ath9k/
Dar9003_phy.h656 #define AR_PHY_SYNTH4_LONG_SHIFT_SELECT ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x00000001 : 0x…
657 #define AR_PHY_SYNTH4_LONG_SHIFT_SELECT_S ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0 : 1)
688 (((AR_SREV_9462(_ah) || AR_SREV_9565(_ah)) ? 0x1628c : 0x16280)))
709 ((AR_SREV_9462(_ah) || AR_SREV_9565(_ah)) ? 0x16294 : 0x1628c))
726 ((AR_SREV_9462(_ah) || AR_SREV_9565(_ah)) ? 0x16298 : \
733 #define AR_PHY_PMU1(_ah) ((AR_SREV_9462(_ah) || AR_SREV_9565(_ah)) ? 0x16340 : \
738 #define AR_PHY_PMU2(_ah) ((AR_SREV_9462(_ah) || AR_SREV_9565(_ah)) ? 0x16344 : \
Dar9003_wow.c52 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ath9k_hw_set_powermode_wow_sleep()
106 if (AR_SREV_9462_20_OR_LATER(ah) || AR_SREV_9565(ah)) { in ath9k_wow_create_keep_alive_pattern()
255 if (AR_SREV_9462(ah) || AR_SREV_9565(ah) || AR_SREV_9485(ah)) { in ath9k_hw_wow_wakeup()
Dar9003_hw.c494 } else if (AR_SREV_9565(ah)) { in ar9003_hw_init_mode_regs()
632 else if (AR_SREV_9565(ah)) in ar9003_tx_gain_table_mode0()
682 else if (AR_SREV_9565(ah)) in ar9003_tx_gain_table_mode1()
716 else if (AR_SREV_9565(ah)) in ar9003_tx_gain_table_mode2()
744 else if (AR_SREV_9565(ah)) in ar9003_tx_gain_table_mode3()
877 else if (AR_SREV_9565(ah)) in ar9003_rx_gain_table_mode0()
931 else if (AR_SREV_9565(ah)) in ar9003_rx_gain_table_mode1()
Dar9003_phy.c162 AR_SREV_9561(ah) || AR_SREV_9565(ah)) { in ar9003_hw_set_channel()
391 if (!(AR_SREV_9565(ah) && range == 10 && synth_freq == 2437)) in ar9003_hw_spur_ofdm()
554 if (AR_SREV_9565(ah) && (i < 4)) { in ar9003_hw_spur_mitigate_ofdm()
571 if (!AR_SREV_9565(ah)) in ar9003_hw_spur_mitigate()
709 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_hw_override_ini()
1089 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ar9003_hw_ani_control()
1379 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_hw_set_nf_limits()
1519 } else if (AR_SREV_9565(ah)) { in ar9003_hw_antdiv_comb_conf_get()
1563 if (!AR_SREV_9485(ah) && !AR_SREV_9565(ah)) in ar9003_hw_set_bt_ant_diversity()
1627 } else if (AR_SREV_9565(ah)) { in ar9003_hw_set_bt_ant_diversity()
[all …]
Dreg.h911 #define AR_SREV_9565(_ah) \ macro
914 (AR_SREV_9462(_ah) || AR_SREV_9485(_ah) || AR_SREV_9565(_ah))
918 #define AR_SREV_9565(_ah) 0 macro
957 (AR_SREV_9565(_ah) && \
960 (AR_SREV_9565(_ah) && \
963 (AR_SREV_9565(_ah) && \
966 (AR_SREV_9565(_ah) && \
Dhw.c303 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ath9k_hw_read_revisions()
413 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ath9k_hw_init_config()
619 if (AR_SREV_9565(ah)) { in __ath9k_hw_init()
767 if (AR_SREV_9485(ah) || AR_SREV_9565(ah)) { in ath9k_hw_init_pll()
912 if (AR_SREV_9565(ah)) in ath9k_hw_init_pll()
2076 if (AR_SREV_9565(ah) && common->bt_ant_diversity) in ath9k_hw_reset()
2101 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ath9k_set_power_sleep()
2472 } else if (AR_SREV_9565(ah)) { in ath9k_gpio_cap_init()
2533 AR_SREV_9565(ah)) in ath9k_hw_fill_cap_info()
2608 !AR_SREV_9561(ah) && !AR_SREV_9565(ah)) in ath9k_hw_fill_cap_info()
[all …]
Dar9003_paprd.c79 AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_get_training_power_2g()
223 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ar9003_paprd_setup_single_table()
245 AR_SREV_9565(ah) || in ar9003_paprd_setup_single_table()
257 if (IS_CHAN_2GHZ(ah->curchan) && !AR_SREV_9462(ah) && !AR_SREV_9565(ah)) in ar9003_paprd_setup_single_table()
Dcommon-init.c194 if (AR_SREV_9271(ah) || AR_SREV_9330(ah) || AR_SREV_9485(ah) || AR_SREV_9565(ah)) in ath9k_cmn_setup_ht_cap()
Dar9003_eeprom.c3003 if (AR_SREV_9565(ah)) in ath9k_hw_ar9300_get_eeprom()
3611 else if (AR_SREV_9462(ah) || AR_SREV_9550(ah) || AR_SREV_9565(ah)) in ar9003_hw_xpa_bias_level_apply()
3669 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_hw_ant_ctrl_apply()
3693 if (AR_SREV_9462_20_OR_LATER(ah) || AR_SREV_9565(ah)) { in ar9003_hw_ant_ctrl_apply()
3724 if (AR_SREV_9330(ah) || AR_SREV_9485(ah) || AR_SREV_9565(ah)) { in ar9003_hw_ant_ctrl_apply()
3740 if (AR_SREV_9565(ah)) { in ar9003_hw_ant_ctrl_apply()
3770 if ((AR_SREV_9485(ah) || AR_SREV_9565(ah)) in ar9003_hw_ant_ctrl_apply()
4002 } else if (AR_SREV_9462(ah) || AR_SREV_9565(ah) || in ar9003_hw_internal_regulator_apply()
4037 } else if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ar9003_hw_internal_regulator_apply()
5430 !AR_SREV_9462(ah) && !AR_SREV_9565(ah)) { in ar9003_paprd_set_txpower()
Dar9003_mci.c827 if (AR_SREV_9565(ah)) in ar9003_mci_osla_setup()
848 if (!AR_SREV_9565(ah)) in ar9003_mci_stat_setup()
942 if (AR_SREV_9565(ah)) { in ar9003_mci_reset()
Dani.c264 AR_SREV_9565(ah) || AR_SREV_9561(ah)) in ath9k_hw_set_cck_nil()
Dbtcoex.c290 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ath9k_hw_btcoex_set_weight()
Dgpio.c37 else if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ath_fill_led_pin()
Dmci.c160 btcoex->duty_cycle = AR_SREV_9565(sc->sc_ah) ? 40 : 35; in ath_mci_update_scheme()
Deeprom.h122 #define EEP_RFSILENT_GPIO_SEL ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x00fc : 0x001c)
Dar9003_mac.c34 desc_len = ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x18 : 0x17); in ar9003_set_txdesc()
Drecv.c428 if (AR_SREV_9462(sc->sc_ah) || AR_SREV_9565(sc->sc_ah)) in ath_calcrxfilter()
Dar9003_calib.c273 if (AR_SREV_9565(ah) && in ar9003_hw_iqcalibrate()