Home
last modified time | relevance | path

Searched refs:AR_SREV_9561 (Results 1 – 10 of 10) sorted by relevance

/linux-6.6.21/drivers/net/wireless/ath/ath9k/
Dar9003_phy.h457 #define AR_PHY_SPUR_MASK_A(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x18 : 0x20))
458 #define AR_PHY_SPUR_MASK_B(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x1c : 0x24))
501 #define AR_PHY_TEST(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x15c : 0x160))
512 #define AR_PHY_TEST_CTL_STATUS(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x160 : 0x164))
527 #define AR_PHY_TSTDAC(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x164 : 0x168))
529 #define AR_PHY_CHAN_STATUS(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x168 : 0x16c))
531 #define AR_PHY_CHAN_INFO_MEMORY(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x16c : 0x170))
535 #define AR_PHY_CHNINFO_NOISEPWR(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x170 : 0x174))
536 #define AR_PHY_CHNINFO_GAINDIFF(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x174 : 0x178))
537 #define AR_PHY_CHNINFO_FINETIM(_ah) (AR_SM_BASE + (AR_SREV_9561(_ah) ? 0x178 : 0x17c))
[all …]
Dar9003_phy.c162 AR_SREV_9561(ah) || AR_SREV_9565(ah)) { in ar9003_hw_set_channel()
186 AR_SREV_9531(ah) || AR_SREV_9561(ah)) && in ar9003_hw_set_channel()
253 AR_SREV_9550(ah) || AR_SREV_9561(ah)) { in ar9003_hw_spur_mitigate_mrc_cck()
280 AR_SREV_9550(ah) || AR_SREV_9561(ah)) in ar9003_hw_spur_mitigate_mrc_cck()
622 if (!AR_SREV_9561(ah)) in ar9003_hw_set_channel_regs()
727 AR_SREV_9561(ah)) { in ar9003_hw_override_ini()
908 if (AR_SREV_9550(ah) || AR_SREV_9561(ah)) in ar9003_hw_process_ini()
912 if (AR_SREV_9561(ah) && (ar9003_hw_get_rx_gain_idx(ah) == 0)) in ar9003_hw_process_ini()
918 if (AR_SREV_9550(ah) || AR_SREV_9531(ah) || AR_SREV_9561(ah)) { in ar9003_hw_process_ini()
924 if (AR_SREV_9561(ah)) in ar9003_hw_process_ini()
[all …]
Dar9003_hw.c379 } else if (AR_SREV_9561(ah)) { in ar9003_hw_init_mode_regs()
617 else if (AR_SREV_9561(ah)) in ar9003_tx_gain_table_mode0()
670 } else if (AR_SREV_9561(ah)) in ar9003_tx_gain_table_mode1()
710 else if (AR_SREV_9561(ah)) in ar9003_tx_gain_table_mode2()
784 else if (AR_SREV_9561(ah)) in ar9003_tx_gain_table_mode5()
858 } else if (AR_SREV_9561(ah)) { in ar9003_rx_gain_table_mode0()
920 } else if (AR_SREV_9561(ah)) { in ar9003_rx_gain_table_mode1()
Dhw.c832 AR_SREV_9561(ah)) { in ath9k_hw_init_pll()
843 if (AR_SREV_9531(ah) || AR_SREV_9561(ah)) { in ath9k_hw_init_pll()
860 AR_SREV_9561(ah)) ? in ath9k_hw_init_pll()
867 if (AR_SREV_9531(ah) || AR_SREV_9561(ah)) in ath9k_hw_init_pll()
885 else if (AR_SREV_9531(ah) || AR_SREV_9561(ah)) { in ath9k_hw_init_pll()
902 if (AR_SREV_9531(ah) || AR_SREV_9561(ah)) in ath9k_hw_init_pll()
943 AR_SREV_9561(ah)) in ath9k_hw_init_interrupt_masks()
1775 AR_SREV_9561(ah)) in ath9k_hw_init_desc()
2469 } else if (AR_SREV_9561(ah)) { in ath9k_gpio_cap_init()
2608 !AR_SREV_9561(ah) && !AR_SREV_9565(ah)) in ath9k_hw_fill_cap_info()
[all …]
Dani.c264 AR_SREV_9565(ah) || AR_SREV_9561(ah)) in ath9k_hw_set_cck_nil()
Dreg.h993 #define AR_SREV_9561(_ah) \ macro
998 AR_SREV_9561(_ah))
Dar9003_eeprom.c3609 AR_SREV_9531(ah) || AR_SREV_9561(ah)) in ar9003_hw_xpa_bias_level_apply()
3672 } else if (AR_SREV_9550(ah) || AR_SREV_9531(ah) || AR_SREV_9561(ah)) { in ar9003_hw_ant_ctrl_apply()
4003 AR_SREV_9561(ah)) { in ar9003_hw_internal_regulator_apply()
4007 if (AR_SREV_9561(ah)) in ar9003_hw_internal_regulator_apply()
4112 !AR_SREV_9561(ah)) in ar9003_hw_xpa_timing_control_apply()
4892 if (AR_SREV_9550(ah) || AR_SREV_9531(ah) || AR_SREV_9561(ah)) { in ar9003_hw_power_control_override()
Dmac.c816 AR_SREV_9561(ah)) in __ath9k_hw_enable_interrupts()
Drecv.c425 AR_SREV_9561(sc->sc_ah)) in ath_calcrxfilter()
Dar9003_calib.c1205 else if (AR_SREV_9561(ah)) in ar9003_hw_manual_peak_cal()