Home
last modified time | relevance | path

Searched refs:ufshcd_readl (Results 1 – 14 of 14) sorted by relevance

/linux-6.1.9/drivers/ufs/core/
Dufshcd-crypto.c172 cpu_to_le32(ufshcd_readl(hba, REG_UFS_CCAP)); in ufshcd_hba_init_crypto_capabilities()
202 cpu_to_le32(ufshcd_readl(hba, in ufshcd_hba_init_crypto_capabilities()
Dufshcd.c127 regs[pos / 4] = ufshcd_readl(hba, offset + pos); in ufshcd_dump_regs()
376 cmd = ufshcd_readl(hba, REG_UIC_COMMAND); in ufshcd_add_uic_command_trace()
379 ufshcd_readl(hba, REG_UIC_COMMAND_ARG_1), in ufshcd_add_uic_command_trace()
380 ufshcd_readl(hba, REG_UIC_COMMAND_ARG_2), in ufshcd_add_uic_command_trace()
381 ufshcd_readl(hba, REG_UIC_COMMAND_ARG_3)); in ufshcd_add_uic_command_trace()
422 intr = ufshcd_readl(hba, REG_INTERRUPT_STATUS); in ufshcd_add_command_trace()
423 doorbell = ufshcd_readl(hba, REG_UTP_TRANSFER_REQ_DOOR_BELL); in ufshcd_add_command_trace()
671 while ((ufshcd_readl(hba, reg) & mask) != val) { in ufshcd_wait_for_register()
674 if ((ufshcd_readl(hba, reg) & mask) != val) in ufshcd_wait_for_register()
712 ufshci_ver = ufshcd_readl(hba, REG_UFS_VERSION); in ufshcd_get_ufs_version()
[all …]
Dufshcd-priv.h106 return ufshcd_readl(hba, REG_UFS_VERSION); in ufshcd_vops_get_ufs_hci_version()
Dufs-sysfs.c172 ahit = ufshcd_readl(hba, REG_AUTO_HIBERNATE_IDLE_TIMER); in auto_hibern8_show()
/linux-6.1.9/drivers/ufs/host/
Dufs-mediatek.c230 ufshcd_readl(hba, REG_UFS_XOUFS_CTRL) | 0x80, in ufs_mtk_hce_enable_notify()
298 value = ufshcd_readl(hba, REG_UFS_REFCLK_CTRL); in ufs_mtk_setup_ref_clk()
370 val = ufshcd_readl(hba, REG_UFS_PROBE); in ufs_mtk_wait_idle_state()
403 val = ufshcd_readl(hba, REG_UFS_PROBE); in ufs_mtk_wait_link_state()
923 host->ip_ver = ufshcd_readl(hba, REG_UFS_MTK_IP_VER); in ufs_mtk_init()
1194 (ufshcd_readl(hba, REG_UFS_XOUFS_CTRL) & ~0x100), in ufs_mtk_link_set_lpm()
Dufs-qcom.h136 u32 ver = ufshcd_readl(hba, REG_UFS_HW_VERSION); in ufs_qcom_get_controller_revision()
Dufs-qcom-ice.c103 if (!(ufshcd_readl(hba, REG_CONTROLLER_CAPABILITIES) & in ufs_qcom_ice_init()
Dufs-qcom.c334 ufshcd_readl(hba, REG_UFS_CFG2) | REG_UFS_CFG2_CGC_EN_ALL, in ufs_qcom_enable_hw_clk_gating()
429 if (ufshcd_readl(hba, REG_UFS_SYS1CLK_1US) != core_clk_cycles_per_us) { in ufs_qcom_cfg_timers()
489 if (ufshcd_readl(hba, REG_UFS_TX_SYMBOL_CLK_NS_US) != in ufs_qcom_cfg_timers()
1221 reg = ufshcd_readl(hba, REG_UFS_CFG1); in ufs_qcom_print_hw_debug_reg_all()
Dcdns-pltfrm.c245 data = ufshcd_readl(hba, CDNS_UFS_REG_PHY_XCFGD1); in cdns_ufs_m31_16nm_phy_initialization()
Dufs-renesas.c297 save[p->index] = ufshcd_readl(hba, p->reg) & p->mask; in ufs_renesas_reg_control()
Dufs-hisi.c235 reg = ufshcd_readl(hba, REG_AUTO_HIBERNATE_IDLE_TIMER); in ufs_hisi_link_startup_pre_change()
Dufshcd-pci.c102 u32 hce = ufshcd_readl(hba, REG_CONTROLLER_ENABLE); in ufs_intel_hce_enable_notify()
Dufs-exynos.c299 enabled_vh = ufshcd_readl(hba, MHCTRL) & MHCTRL_EN_VH_MASK; in exynosauto_ufs_post_pwr_change()
1425 mbox = ufshcd_readl(hba, PH2VH_MBOX); in exynosauto_ufs_vh_wait_ph_ready()
/linux-6.1.9/include/ufs/
Dufshcd.h1039 #define ufshcd_readl(hba, reg) \ macro
1053 tmp = ufshcd_readl(hba, reg); in ufshcd_rmwl()