Home
last modified time | relevance | path

Searched refs:tile_height (Results 1 – 9 of 9) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/i915/display/
Dintel_fb.c644 unsigned int *tile_height) in intel_tile_dims() argument
650 *tile_height = intel_tile_height(fb, color_plane); in intel_tile_dims()
660 unsigned int *tile_height) in intel_tile_block_dims() argument
662 intel_tile_dims(fb, color_plane, tile_width, tile_height); in intel_tile_block_dims()
665 *tile_height = 1; in intel_tile_block_dims()
670 unsigned int tile_width, tile_height; in intel_tile_row_size() local
672 intel_tile_dims(fb, color_plane, &tile_width, &tile_height); in intel_tile_row_size()
674 return fb->pitches[color_plane] * tile_height; in intel_tile_row_size()
681 unsigned int tile_height = intel_tile_height(fb, color_plane); in intel_fb_align_height() local
683 return ALIGN(height, tile_height); in intel_fb_align_height()
[all …]
/linux-6.1.9/drivers/gpu/drm/i915/gvt/
Ddmabuf.c257 int ret, tile_height = 1; in vgpu_get_plane_info() local
278 tile_height = 8; in vgpu_get_plane_info()
282 tile_height = 32; in vgpu_get_plane_info()
286 tile_height = 32; in vgpu_get_plane_info()
317 info->size = info->stride * roundup(info->height, tile_height); in vgpu_get_plane_info()
/linux-6.1.9/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_formats.c50 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
69 .tile_height = th \
89 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
107 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
126 .tile_height = th \
144 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
163 .tile_height = th \
183 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
Ddpu_hw_mdss.h394 u16 tile_height; member
Ddpu_plane.c763 if (fmt[i]->tile_height > max_tile_height) in dpu_plane_validate_multirect_v2()
764 max_tile_height = fmt[i]->tile_height; in dpu_plane_validate_multirect_v2()
/linux-6.1.9/drivers/media/platform/allegro-dvt/
Dallegro-mail.h259 s32 tile_height[22]; member
Dallegro-mail.c440 msg->tile_height[j] = src[i++]; in allegro_dec_encode_frame()
Dallegro-core.c1897 pps->row_height_minus1[i] = msg->tile_height[i] - 1; in allegro_hevc_write_pps()
/linux-6.1.9/drivers/gpu/drm/radeon/
Dr600_cs.c255 u32 tile_height = 8; in r600_get_array_mode_alignment() local
258 u32 tile_bytes = tile_width * tile_height * values->blocksize * values->nsamples; in r600_get_array_mode_alignment()
278 (tile_height * values->blocksize * values->nsamples))); in r600_get_array_mode_alignment()
279 *height_align = tile_height; in r600_get_array_mode_alignment()
287 *height_align = macro_tile_height * tile_height; in r600_get_array_mode_alignment()