| /linux-6.1.9/arch/arm/include/asm/mach/ |
| D | pci.h | 27 u8 (*swizzle)(struct pci_dev *dev, u8 *pin); member
44 u8 (*swizzle)(struct pci_dev *, u8 *); member
|
| /linux-6.1.9/drivers/gpu/drm/i915/gem/selftests/ |
| D | i915_gem_client_blt.c | 33 int swizzle, subtile; in linear_x_y_to_ftiled_pos() local
69 swizzle = f_subtile_map[subtile]; in linear_x_y_to_ftiled_pos()
73 swizzle * F_SUBTILE_SIZE + in linear_x_y_to_ftiled_pos()
362 unsigned int swizzle; in tiled_offset() local
374 swizzle = I915_BIT_6_SWIZZLE_NONE; in tiled_offset()
381 swizzle = gt->ggtt->bit_6_swizzle_x; in tiled_offset()
391 swizzle = gt->ggtt->bit_6_swizzle_y; in tiled_offset()
394 switch (swizzle) { in tiled_offset()
|
| D | i915_gem_mman.c | 34 unsigned int swizzle; member
72 switch (tile->swizzle) { in tiled_offset()
356 tile.swizzle = I915_BIT_6_SWIZZLE_NONE; in igt_partial_tiling()
381 tile.swizzle = to_gt(i915)->ggtt->bit_6_swizzle_x; in igt_partial_tiling()
384 tile.swizzle = to_gt(i915)->ggtt->bit_6_swizzle_y; in igt_partial_tiling()
388 GEM_BUG_ON(tile.swizzle == I915_BIT_6_SWIZZLE_UNKNOWN); in igt_partial_tiling()
389 if (tile.swizzle == I915_BIT_6_SWIZZLE_9_17 || in igt_partial_tiling()
390 tile.swizzle == I915_BIT_6_SWIZZLE_9_10_17) in igt_partial_tiling()
497 tile.swizzle = I915_BIT_6_SWIZZLE_NONE; in igt_smoke_tiling()
501 tile.swizzle = to_gt(i915)->ggtt->bit_6_swizzle_x; in igt_smoke_tiling()
[all …]
|
| /linux-6.1.9/arch/arm/kernel/ |
| D | bios32.c | 367 if (sys->swizzle) in pcibios_swizzle()
368 slot = sys->swizzle(dev, pin); in pcibios_swizzle()
445 sys->swizzle = hw->swizzle; in pcibios_init_hw()
|
| /linux-6.1.9/arch/arm/mach-footbridge/ |
| D | cats-pci.c | 48 .swizzle = cats_no_swizzle,
|
| /linux-6.1.9/arch/arm64/boot/dts/qcom/ |
| D | sc7180-trogdor-lazor-r0.dts | 23 * that means we no longer need the swizzle.
|
| /linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_display.c | 678 int swizzle = AMDGPU_TILING_GET(afb->tiling_flags, SWIZZLE_MODE); in convert_tiling_flags_to_modifier() local
679 bool has_xor = swizzle >= 16; in convert_tiling_flags_to_modifier()
689 switch (swizzle >> 2) { in convert_tiling_flags_to_modifier()
719 switch (swizzle & 3) { in convert_tiling_flags_to_modifier()
982 int swizzle = AMD_FMT_MOD_GET(TILE, modifier); in amdgpu_display_verify_sizes() local
984 switch ((swizzle & ~3) + 1) { in amdgpu_display_verify_sizes()
1002 "Swizzle mode with unknown block size: %d\n", swizzle); in amdgpu_display_verify_sizes()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_debug.c | 170 plane_state->tiling_info.gfx9.swizzle); in pre_surface_trace()
256 update->plane_info->tiling_info.gfx9.swizzle); in update_surface_trace()
|
| D | dc_hw_sequencer.c | 454 switch (bottom_pipe_ctx->plane_state->tiling_info.gfx9.swizzle) { in get_surface_tile_visual_confirm_color()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| D | amdgpu_dm_trace.h | 417 __field(int, swizzle)
449 __entry->swizzle = plane_state->tiling_info.gfx9.swizzle;
483 __entry->swizzle,
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| D | dchubbub.h | 134 enum swizzle_mode_values swizzle,
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_hubbub.h | 108 enum swizzle_mode_values swizzle,
|
| D | dcn20_hubbub.c | 57 enum swizzle_mode_values swizzle, in hubbub2_dcc_support_swizzle() argument
66 switch (swizzle) { in hubbub2_dcc_support_swizzle()
|
| D | dcn20_resource.c | 2202 enum swizzle_mode_values swizzle = DC_SW_LINEAR; in dcn20_patch_unknown_plane_state() local
2205 swizzle = DC_SW_64KB_D; in dcn20_patch_unknown_plane_state()
2207 swizzle = DC_SW_64KB_S; in dcn20_patch_unknown_plane_state()
2209 plane_state->tiling_info.gfx9.swizzle = swizzle; in dcn20_patch_unknown_plane_state()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn30/ |
| D | dcn30_hubbub.c | 138 enum swizzle_mode_values swizzle, in hubbub3_dcc_support_swizzle() argument
147 switch (swizzle) { in hubbub3_dcc_support_swizzle()
|
| D | dcn30_hubbub.h | 114 enum swizzle_mode_values swizzle,
|
| D | dcn30_hubp.c | 335 SW_MODE, info->gfx9.swizzle, in hubp3_program_tiling()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_resource.c | 1230 enum swizzle_mode_values swizzle = DC_SW_LINEAR; in dcn10_patch_unknown_plane_state() local
1233 swizzle = DC_SW_64KB_D; in dcn10_patch_unknown_plane_state()
1235 swizzle = DC_SW_64KB_S; in dcn10_patch_unknown_plane_state()
1237 plane_state->tiling_info.gfx9.swizzle = swizzle; in dcn10_patch_unknown_plane_state()
|
| D | dcn10_hubbub.c | 711 enum swizzle_mode_values swizzle, in hubbub1_dcc_support_swizzle() argument
719 switch (swizzle) { in hubbub1_dcc_support_swizzle()
|
| /linux-6.1.9/drivers/gpu/drm/i915/ |
| D | i915_debugfs.c | 378 static const char *swizzle_string(unsigned swizzle) in swizzle_string() argument
380 switch (swizzle) { in swizzle_string()
|
| /linux-6.1.9/drivers/gpu/drm/nouveau/nvkm/engine/ce/fuc/ |
| D | com.fuc | 416 // Calculates the hw swizzle mask and adjusts the surface's xcnt to match
419 // zero out a chunk of the stack to store the swizzle into
435 // convert FORMAT swizzle mask to hw swizzle mask
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/ |
| D | dc_hw_types.h | 388 enum swizzle_mode_values swizzle; member
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn32/ |
| D | dcn32_resource_helpers.c | 371 …if (pipe->plane_state && !dc->debug.disable_z9_mpc && pipe->plane_state->tiling_info.gfx9.swizzle … in dcn32_set_det_allocations()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| D | dcn20_fpu.c | 1098 enum swizzle_mode_values swizzle, in swizzle_to_dml_params() argument
1101 switch (swizzle) { in swizzle_to_dml_params()
1527 swizzle_mode_to_macro_tile_size(pln->tiling_info.gfx9.swizzle); in dcn20_populate_dml_pipes_from_context()
1528 swizzle_to_dml_params(pln->tiling_info.gfx9.swizzle, in dcn20_populate_dml_pipes_from_context()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/calcs/ |
| D | dcn_calcs.c | 339 input->src.sw_mode = pipe->plane_state->tiling_info.gfx9.swizzle; in pipe_ctx_to_e2e_pipe_params()
348 …src.macro_tile_size = swizzle_mode_to_macro_tile_size(pipe->plane_state->tiling_info.gfx9.swizzle); in pipe_ctx_to_e2e_pipe_params()
1010 pipe->plane_state->tiling_info.gfx9.swizzle); in dcn_validate_bandwidth()
|