Home
last modified time | relevance | path

Searched refs:sdiv (Results 1 – 15 of 15) sorted by relevance

/linux-6.1.9/drivers/clk/imx/
Dclk-pll14xx.c105 int sdiv, int kdiv, unsigned long prate) in pll14xx_calc_rate() argument
113 do_div(fvco, pdiv << sdiv); in pll14xx_calc_rate()
118 static long pll1443x_calc_kdiv(int mdiv, int pdiv, int sdiv, in pll1443x_calc_kdiv() argument
124 kdiv = ((rate * ((pdiv * 65536) << sdiv) + prate / 2) / prate) - (mdiv * 65536); in pll1443x_calc_kdiv()
133 int mdiv, pdiv, sdiv, kdiv; in imx_pll14xx_calc_settings() local
157 t->sdiv = tt->sdiv; in imx_pll14xx_calc_settings()
165 sdiv = FIELD_GET(SDIV_MASK, pll_div_ctl0); in imx_pll14xx_calc_settings()
169 rate_min = pll14xx_calc_rate(pll, mdiv, pdiv, sdiv, KDIV_MIN, prate); in imx_pll14xx_calc_settings()
170 rate_max = pll14xx_calc_rate(pll, mdiv, pdiv, sdiv, KDIV_MAX, prate); in imx_pll14xx_calc_settings()
173 kdiv = pll1443x_calc_kdiv(mdiv, pdiv, sdiv, rate, prate); in imx_pll14xx_calc_settings()
[all …]
Dclk.h61 unsigned int sdiv; member
264 .sdiv = (_s), \
272 .sdiv = (_s), \
/linux-6.1.9/drivers/clk/samsung/
Dclk-pll.c153 u32 pll_con, mdiv, pdiv, sdiv; in samsung_pll2126_recalc_rate() local
159 sdiv = (pll_con >> PLL2126_SDIV_SHIFT) & PLL2126_SDIV_MASK; in samsung_pll2126_recalc_rate()
162 do_div(fvco, (pdiv + 2) << sdiv); in samsung_pll2126_recalc_rate()
186 u32 pll_con, mdiv, pdiv, sdiv; in samsung_pll3000_recalc_rate() local
192 sdiv = (pll_con >> PLL3000_SDIV_SHIFT) & PLL3000_SDIV_MASK; in samsung_pll3000_recalc_rate()
195 do_div(fvco, pdiv << sdiv); in samsung_pll3000_recalc_rate()
223 u32 mdiv, pdiv, sdiv, pll_con; in samsung_pll35xx_recalc_rate() local
229 sdiv = (pll_con >> PLL35XX_SDIV_SHIFT) & PLL35XX_SDIV_MASK; in samsung_pll35xx_recalc_rate()
232 do_div(fvco, (pdiv << sdiv)); in samsung_pll35xx_recalc_rate()
268 tmp |= rate->sdiv << PLL35XX_SDIV_SHIFT; in samsung_pll35xx_set_rate()
[all …]
Dclk-pll.h56 .sdiv = (_s), \
65 .sdiv = (_s), \
74 .sdiv = (_s), \
83 .sdiv = (_s), \
93 .sdiv = (_s), \
103 .sdiv = (_s), \
114 .sdiv = (_s), \
127 unsigned int sdiv; member
/linux-6.1.9/arch/arm/mach-s3c/
Dregs-s3c2443-clock.h153 unsigned int mdiv, pdiv, sdiv; in s3c2443_get_mpll() local
158 sdiv = pllval >> S3C2443_PLLCON_SDIVSHIFT; in s3c2443_get_mpll()
162 sdiv &= S3C2443_PLLCON_SDIVMASK; in s3c2443_get_mpll()
165 do_div(fvco, pdiv << sdiv); in s3c2443_get_mpll()
173 unsigned int mdiv, pdiv, sdiv; in s3c2443_get_epll() local
178 sdiv = pllval >> S3C2443_PLLCON_SDIVSHIFT; in s3c2443_get_epll()
182 sdiv &= S3C2443_PLLCON_SDIVMASK; in s3c2443_get_epll()
185 do_div(fvco, (pdiv + 2) << sdiv); in s3c2443_get_epll()
/linux-6.1.9/drivers/clk/st/
Dclkgen-fsyn.c37 unsigned long sdiv; member
60 struct clkgen_field sdiv[QUADFS_MAX_CHAN]; member
115 .sdiv = { CLKGEN_FIELD(0x304, 0xf, 20),
151 .sdiv = { CLKGEN_FIELD(0x2b4, 0xf, 20),
526 u32 sdiv; member
556 CLKGEN_WRITE(fs, sdiv[fs->chan], fs->sdiv); in quadfs_fsynth_program_rate()
625 unsigned long s = (1 << fs->sdiv); in clk_fs660c32_dig_get_rate()
665 fs_tmp.sdiv = si; in clk_fs660c32_get_pe()
675 fs->sdiv = si; in clk_fs660c32_get_pe()
720 fs_tmp.sdiv = fs->sdiv; in clk_fs660c32_dig_get_params()
[all …]
/linux-6.1.9/arch/mips/cavium-octeon/
Dcsrc-octeon.c27 static u64 sdiv; variable
47 sdiv = rst_boot.s.pnr_mul; /* I/O clock */ in octeon_setup_delays()
48 f = (0x8000000000000000ull / sdiv) * 2; in octeon_setup_delays()
54 sdiv = rst_boot.s.pnr_mul; /* I/O clock */ in octeon_setup_delays()
55 f = (0x8000000000000000ull / sdiv) * 2; in octeon_setup_delays()
/linux-6.1.9/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
Dgk104.c122 u32 sdiv = (sctl & 0x0000003f) + 2; in read_div() local
123 return (sclk * 2) / sdiv; in read_div()
149 u32 sclk, sdiv; in read_clk() local
155 sdiv = 1; in read_clk()
158 sdiv = 0; in read_clk()
167 sdiv = 1; in read_clk()
169 sdiv = 0; in read_clk()
173 sdiv = 0; in read_clk()
178 if (sdiv) in read_clk()
179 sdiv = ((sctl & 0x00003f00) >> 8) + 2; in read_clk()
[all …]
Dgt215.c64 u32 sctl, sdiv, sclk; in read_clk() local
100 sdiv = ((sctl & 0x003f0000) >> 16) + 2; in read_clk()
101 return (sclk * 2) / sdiv; in read_clk()
191 u32 oclk, sclk, sdiv; in gt215_clk_info() local
208 sdiv = min((sclk * 2) / khz, (u32)65); in gt215_clk_info()
209 oclk = (sclk * 2) / sdiv; in gt215_clk_info()
215 sdiv++; in gt215_clk_info()
216 oclk = (sclk * 2) / sdiv; in gt215_clk_info()
223 if (sdiv > 4) { in gt215_clk_info()
224 info->clk = (((sdiv - 2) << 16) | 0x00003100); in gt215_clk_info()
Dgf100.c102 u32 sclk, sctl, sdiv = 2; in read_div() local
122 sdiv = (sctl & 0x3f) + 2; in read_div()
126 return (sclk * 2) / sdiv; in read_div()
138 u32 sclk, sdiv; in read_clk() local
145 sdiv = ((sctl & 0x00003f00) >> 8) + 2; in read_clk()
148 sdiv = ((sctl & 0x0000003f) >> 0) + 2; in read_clk()
152 return (sclk * 2) / sdiv; in read_clk()
/linux-6.1.9/sound/soc/cirrus/
Dep93xx-i2s.c300 unsigned word_len, div, sdiv, lrdiv; in ep93xx_i2s_hw_params() local
334 sdiv = 4; in ep93xx_i2s_hw_params()
340 sdiv = 2; in ep93xx_i2s_hw_params()
343 err = clk_set_rate(info->sclk, clk_get_rate(info->mclk) / sdiv); in ep93xx_i2s_hw_params()
/linux-6.1.9/arch/arm64/include/asm/
Dinsn.h377 __AARCH64_INSN_FUNCS(sdiv, 0x7FE0FC00, 0x1AC00C00)
/linux-6.1.9/drivers/tty/serial/8250/
D8250_pci.c1129 unsigned int sdiv = DIV_ROUND_CLOSEST(sclk, baud); in pci_oxsemi_tornado_get_divisor() local
1158 srem = sdiv % spre; in pci_oxsemi_tornado_get_divisor()
1166 quot = sdiv / spre; in pci_oxsemi_tornado_get_divisor()
1172 quot = DIV_ROUND_CLOSEST(sdiv, spre); in pci_oxsemi_tornado_get_divisor()
/linux-6.1.9/arch/arm/
DKconfig1233 bool "Runtime patch udiv/sdiv instructions into __aeabi_{u}idiv()"
1239 and unsigned integers. Some v7 CPUs have support for the sdiv
1245 with the sdiv or udiv plus "bx lr" instructions when the CPU
/linux-6.1.9/Documentation/admin-guide/
Ddevices.txt2078 240 = /dev/sdiv 256th SCSI disk whole disk