Home
last modified time | relevance | path

Searched refs:regVGA_SEQUENCER_RESET_CONTROL (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h1349 #define regVGA_SEQUENCER_RESET_CONTROL … macro
Ddcn_3_1_4_offset.h1216 #define regVGA_SEQUENCER_RESET_CONTROL … macro
Ddcn_3_1_5_offset.h1056 #define regVGA_SEQUENCER_RESET_CONTROL … macro
Ddcn_3_2_0_offset.h942 #define regVGA_SEQUENCER_RESET_CONTROL … macro
Ddcn_3_2_1_offset.h942 #define regVGA_SEQUENCER_RESET_CONTROL … macro
Ddcn_3_1_6_offset.h1553 #define regVGA_SEQUENCER_RESET_CONTROL … macro