Home
last modified time | relevance | path

Searched refs:regPWRSEQ0_PANEL_PWRSEQ_CNTL (Results 1 – 8 of 8) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_3_1_4_offset.h7158 #define regPWRSEQ0_PANEL_PWRSEQ_CNTL … macro
Ddpcs_4_2_0_offset.h76 #define regPWRSEQ0_PANEL_PWRSEQ_CNTL … macro
Ddpcs_4_2_2_offset.h63 #define regPWRSEQ0_PANEL_PWRSEQ_CNTL … macro
Ddpcs_4_2_3_offset.h80 #define regPWRSEQ0_PANEL_PWRSEQ_CNTL … macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h12411 #define regPWRSEQ0_PANEL_PWRSEQ_CNTL … macro
Ddcn_3_1_4_offset.h11524 #define regPWRSEQ0_PANEL_PWRSEQ_CNTL … macro
Ddcn_3_1_5_offset.h12276 #define regPWRSEQ0_PANEL_PWRSEQ_CNTL … macro
Ddcn_3_1_6_offset.h13007 #define regPWRSEQ0_PANEL_PWRSEQ_CNTL … macro