Home
last modified time | relevance | path

Searched refs:regPWRSEQ0_BL_PWM_GRP1_REG_LOCK (Results 1 – 8 of 8) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_3_1_4_offset.h7174 #define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK … macro
Ddpcs_4_2_0_offset.h92 #define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK … macro
Ddpcs_4_2_2_offset.h79 #define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK … macro
Ddpcs_4_2_3_offset.h96 #define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK … macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h12427 #define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK … macro
Ddcn_3_1_4_offset.h11540 #define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK … macro
Ddcn_3_1_5_offset.h12292 #define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK … macro
Ddcn_3_1_6_offset.h13023 #define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK … macro