Home
last modified time | relevance | path

Searched refs:regPHYPLLD_PIXCLK_RESYNC_CNTL (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h253 #define regPHYPLLD_PIXCLK_RESYNC_CNTL … macro
Ddcn_3_1_4_offset.h1335 #define regPHYPLLD_PIXCLK_RESYNC_CNTL … macro
Ddcn_3_1_5_offset.h40 #define regPHYPLLD_PIXCLK_RESYNC_CNTL … macro
Ddcn_3_2_0_offset.h40 #define regPHYPLLD_PIXCLK_RESYNC_CNTL … macro
Ddcn_3_2_1_offset.h40 #define regPHYPLLD_PIXCLK_RESYNC_CNTL … macro
Ddcn_3_1_6_offset.h449 #define regPHYPLLD_PIXCLK_RESYNC_CNTL … macro