Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_DRR_TIMING_INT_STATUS (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h9369 #define regOTG2_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_1_4_offset.h8422 #define regOTG2_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_1_5_offset.h9126 #define regOTG2_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_2_0_offset.h8497 #define regOTG2_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_2_1_offset.h8496 #define regOTG2_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_1_6_offset.h9593 #define regOTG2_OTG_DRR_TIMING_INT_STATUS … macro