Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_DRR_TIMING_INT_STATUS (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h8941 #define regOTG0_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_1_4_offset.h7998 #define regOTG0_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_1_5_offset.h8702 #define regOTG0_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_2_0_offset.h8073 #define regOTG0_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_2_1_offset.h8072 #define regOTG0_OTG_DRR_TIMING_INT_STATUS … macro
Ddcn_3_1_6_offset.h9165 #define regOTG0_OTG_DRR_TIMING_INT_STATUS … macro