Home
last modified time | relevance | path

Searched refs:regMPCC1_MPCC_UPDATE_LOCK_SEL (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h6495 #define regMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_1_4_offset.h13260 #define regMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_1_5_offset.h6254 #define regMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_2_0_offset.h4799 #define regMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_2_1_offset.h4798 #define regMPCC1_MPCC_UPDATE_LOCK_SEL … macro
Ddcn_3_1_6_offset.h6715 #define regMPCC1_MPCC_UPDATE_LOCK_SEL … macro