Home
last modified time | relevance | path

Searched refs:regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h4458 #define regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX … macro
Ddcn_3_1_4_offset.h5371 #define regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX … macro
Ddcn_3_1_5_offset.h4217 #define regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX … macro
Ddcn_3_2_0_offset.h3678 #define regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX … macro
Ddcn_3_2_1_offset.h3677 #define regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX … macro
Ddcn_3_1_6_offset.h4678 #define regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX … macro