Home
last modified time | relevance | path

Searched refs:regDSCL0_DSCL_MEM_PWR_STATUS (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h3825 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
Ddcn_3_1_4_offset.h4738 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
Ddcn_3_1_5_offset.h3584 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
Ddcn_3_2_0_offset.h3351 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
Ddcn_3_2_1_offset.h3350 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
Ddcn_3_1_6_offset.h4045 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro