Home
last modified time | relevance | path

Searched refs:regDSCC0_DSCC_MEM_POWER_CONTROL (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h12525 #define regDSCC0_DSCC_MEM_POWER_CONTROL … macro
Ddcn_3_1_4_offset.h11654 #define regDSCC0_DSCC_MEM_POWER_CONTROL … macro
Ddcn_3_1_5_offset.h12390 #define regDSCC0_DSCC_MEM_POWER_CONTROL … macro
Ddcn_3_2_0_offset.h11749 #define regDSCC0_DSCC_MEM_POWER_CONTROL … macro
Ddcn_3_2_1_offset.h11758 #define regDSCC0_DSCC_MEM_POWER_CONTROL … macro
Ddcn_3_1_6_offset.h13121 #define regDSCC0_DSCC_MEM_POWER_CONTROL … macro