Home
last modified time | relevance | path

Searched refs:regCP_HQD_CNTL_STACK_SIZE_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_2_offset.h792 #define regCP_HQD_CNTL_STACK_SIZE_BASE_IDX … macro
Dgc_11_0_0_offset.h4699 #define regCP_HQD_CNTL_STACK_SIZE_BASE_IDX … macro
Dgc_11_0_3_offset.h4915 #define regCP_HQD_CNTL_STACK_SIZE_BASE_IDX … macro