Home
last modified time | relevance | path

Searched refs:regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h7812 #define regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_1_4_offset.h14693 #define regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_1_5_offset.h7575 #define regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_2_0_offset.h6962 #define regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_2_1_offset.h6961 #define regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
Ddcn_3_1_6_offset.h8036 #define regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro