/linux-6.1.9/arch/arm64/include/asm/ ! |
D | arch_gicv3.h | 19 #define read_gicreg(r) read_sysreg_s(SYS_ ## r) 39 irqstat = read_sysreg_s(SYS_ICC_IAR1_EL1); in gic_read_iar_common() 69 apr = read_sysreg_s(SYS_ICC_AP1R0_EL1); in gic_read_iar_cavium_thunderx() 71 irqstat = read_sysreg_s(SYS_ICC_IAR1_EL1); in gic_read_iar_cavium_thunderx() 76 if (likely(apr != read_sysreg_s(SYS_ICC_AP1R0_EL1))) in gic_read_iar_cavium_thunderx() 90 return read_sysreg_s(SYS_ICC_CTLR_EL1); in gic_read_ctlr() 106 return read_sysreg_s(SYS_ICC_SRE_EL1); in gic_read_sre() 122 return read_sysreg_s(SYS_ICC_PMR_EL1); in gic_read_pmr() 132 return read_sysreg_s(SYS_ICC_RPR_EL1); in gic_read_rpr()
|
D | arm_dsu_pmu.h | 35 return read_sysreg_s(CLUSTERPMCR_EL1); in __dsu_pmu_read_pmcr() 46 u32 val = read_sysreg_s(CLUSTERPMOVSCLR_EL1); in __dsu_pmu_get_reset_overflow() 62 return read_sysreg_s(CLUSTERPMXEVCNTR_EL1); in __dsu_pmu_read_counter() 81 return read_sysreg_s(CLUSTERPMCCNTR_EL1); in __dsu_pmu_read_pmccntr() 119 return read_sysreg_s(CLUSTERPMCEID0_EL1); in __dsu_pmu_read_pmceid() 121 return read_sysreg_s(CLUSTERPMCEID1_EL1); in __dsu_pmu_read_pmceid()
|
D | kvm_host.h | 624 case CSSELR_EL1: *val = read_sysreg_s(SYS_CSSELR_EL1); break; in __vcpu_read_sys_reg_from_cpu() 625 case SCTLR_EL1: *val = read_sysreg_s(SYS_SCTLR_EL12); break; in __vcpu_read_sys_reg_from_cpu() 626 case CPACR_EL1: *val = read_sysreg_s(SYS_CPACR_EL12); break; in __vcpu_read_sys_reg_from_cpu() 627 case TTBR0_EL1: *val = read_sysreg_s(SYS_TTBR0_EL12); break; in __vcpu_read_sys_reg_from_cpu() 628 case TTBR1_EL1: *val = read_sysreg_s(SYS_TTBR1_EL12); break; in __vcpu_read_sys_reg_from_cpu() 629 case TCR_EL1: *val = read_sysreg_s(SYS_TCR_EL12); break; in __vcpu_read_sys_reg_from_cpu() 630 case ESR_EL1: *val = read_sysreg_s(SYS_ESR_EL12); break; in __vcpu_read_sys_reg_from_cpu() 631 case AFSR0_EL1: *val = read_sysreg_s(SYS_AFSR0_EL12); break; in __vcpu_read_sys_reg_from_cpu() 632 case AFSR1_EL1: *val = read_sysreg_s(SYS_AFSR1_EL12); break; in __vcpu_read_sys_reg_from_cpu() 633 case FAR_EL1: *val = read_sysreg_s(SYS_FAR_EL12); break; in __vcpu_read_sys_reg_from_cpu() [all …]
|
D | irqflags.h | 30 u32 pmr = read_sysreg_s(SYS_ICC_PMR_EL1); in arch_local_irq_enable() 49 u32 pmr = read_sysreg_s(SYS_ICC_PMR_EL1); in arch_local_irq_disable()
|
D | daifflags.h | 25 (read_sysreg_s(SYS_ICC_PMR_EL1) == (GIC_PRIO_IRQOFF | in local_daif_mask() 49 if (read_sysreg_s(SYS_ICC_PMR_EL1) != GIC_PRIO_IRQON) in local_daif_save_flags()
|
D | fpsimd.h | 181 u64 __zcr = read_sysreg_s((reg)); \ 208 tmp = read_sysreg_s(SYS_ZCR_EL1) & ~ZCR_ELx_LEN_MASK; in write_vl() 214 tmp = read_sysreg_s(SYS_SMCR_EL1) & ~SMCR_ELx_LEN_MASK; in write_vl()
|
D | archrandom.h | 120 unsigned long ftr = read_sysreg_s(SYS_ID_AA64ISAR0_EL1); in __early_cpu_has_rndr()
|
/linux-6.1.9/drivers/hwtracing/coresight/ ! |
D | coresight-trbe.h | 22 u64 aa64dfr0 = read_sysreg_s(SYS_ID_AA64DFR0_EL1); in is_trbe_available() 31 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in is_trbe_enabled() 56 u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); in clr_trbe_irq() 112 return read_sysreg_s(SYS_TRBPTR_EL1); in get_trbe_write_pointer() 123 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in get_trbe_limit_pointer() 132 u64 trbbaser = read_sysreg_s(SYS_TRBBASER_EL1); in get_trbe_base_pointer()
|
D | coresight-self-hosted-trace.h | 15 return read_sysreg_s(SYS_TRFCR_EL1); in read_trfcr()
|
D | coresight-trbe.c | 233 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in set_trbe_disabled() 582 u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); in clr_trbe_status() 596 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in set_trbe_limit_pointer_enabled() 831 status = read_sysreg_s(SYS_TRBSR_EL1); in arm_trbe_update_buffer() 1049 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in trbe_handle_spurious() 1121 status = read_sysreg_s(SYS_TRBSR_EL1); in arm_trbe_irq_handler() 1280 trbidr = read_sysreg_s(SYS_TRBIDR_EL1); in arm_trbe_probe_cpu()
|
/linux-6.1.9/arch/arm64/kvm/hyp/nvhe/ ! |
D | debug-sr.c | 29 reg = read_sysreg_s(SYS_PMBLIMITR_EL1); in __debug_save_spe() 34 *pmscr_el1 = read_sysreg_s(SYS_PMSCR_EL1); in __debug_save_spe() 60 if (!(read_sysreg_s(SYS_TRBLIMITR_EL1) & TRBLIMITR_ENABLE)) in __debug_save_trace() 67 *trfcr_el1 = read_sysreg_s(SYS_TRFCR_EL1); in __debug_save_trace()
|
/linux-6.1.9/drivers/perf/ ! |
D | apple_m1_cpu_pmu.c | 181 case _idx: return read_sysreg_s(SYS_IMP_APL_PMC## _idx ##_EL1) 241 val = read_sysreg_s(SYS_IMP_APL_PMCR0_EL1); in __m1_pmu_enable_counter() 276 val = read_sysreg_s(SYS_IMP_APL_PMCR0_EL1); in __m1_pmu_enable_counter_interrupt() 315 val = read_sysreg_s(SYS_IMP_APL_PMCR1_EL1); in m1_pmu_configure_counter() 340 val = read_sysreg_s(SYS_IMP_APL_PMESR0_EL1); in m1_pmu_configure_counter() 347 val = read_sysreg_s(SYS_IMP_APL_PMESR1_EL1); in m1_pmu_configure_counter() 389 overflow = read_sysreg_s(SYS_IMP_APL_PMSR_EL1); in m1_pmu_handle_irq() 392 state = read_sysreg_s(SYS_IMP_APL_PMCR0_EL1); in m1_pmu_handle_irq() 468 val = read_sysreg_s(SYS_IMP_APL_PMCR0_EL1); in __m1_pmu_set_mode()
|
D | arm_spe_pmu.c | 529 offset = read_sysreg_s(SYS_PMBPTR_EL1) - (u64)buf->base; in arm_spe_perf_aux_output_end() 572 pmbsr = read_sysreg_s(SYS_PMBSR_EL1); in arm_spe_pmu_buf_get_fault_act() 615 read_sysreg_s(SYS_PMBPTR_EL1), in arm_spe_pmu_buf_get_fault_act() 616 read_sysreg_s(SYS_PMBLIMITR_EL1)); in arm_spe_pmu_buf_get_fault_act() 810 local64_set(&hwc->period_left, read_sysreg_s(SYS_PMSICR_EL1)); in arm_spe_pmu_stop() 973 reg = read_sysreg_s(SYS_PMBIDR_EL1); in __arm_spe_pmu_dev_probe() 990 reg = read_sysreg_s(SYS_PMSIDR_EL1); in __arm_spe_pmu_dev_probe()
|
/linux-6.1.9/drivers/irqchip/ ! |
D | irq-apple-aic.c | 391 if (is_kernel_in_hyp_mode() && (read_sysreg_s(SYS_ICH_HCR_EL2) & ICH_HCR_EN) && in aic_handle_irq() 392 read_sysreg_s(SYS_ICH_MISR_EL2) != 0) { in aic_handle_irq() 527 if (read_sysreg_s(SYS_IMP_APL_IPI_SR_EL1) & IPI_SR_PENDING) { in aic_handle_fiq() 545 uint64_t enabled = read_sysreg_s(SYS_IMP_APL_VM_TMR_FIQ_ENA_EL2); in aic_handle_fiq() 548 TIMER_FIRING(read_sysreg_s(SYS_CNTP_CTL_EL02))) in aic_handle_fiq() 553 TIMER_FIRING(read_sysreg_s(SYS_CNTV_CTL_EL02))) in aic_handle_fiq() 558 if (read_sysreg_s(SYS_IMP_APL_PMCR0_EL1) & PMCR0_IACT) { in aic_handle_fiq() 569 if (FIELD_GET(UPMCR0_IMODE, read_sysreg_s(SYS_IMP_APL_UPMCR0_EL1)) == UPMCR0_IMODE_FIQ && in aic_handle_fiq() 570 (read_sysreg_s(SYS_IMP_APL_UPMSR_EL1) & UPMSR_IACT)) { in aic_handle_fiq()
|
/linux-6.1.9/arch/arm64/kvm/ ! |
D | debug.c | 331 !(read_sysreg_s(SYS_PMBIDR_EL1) & BIT(SYS_PMBIDR_EL1_P_SHIFT))) in kvm_arch_vcpu_load_debug_state_flags() 336 !(read_sysreg_s(SYS_TRBIDR_EL1) & TRBIDR_PROG)) in kvm_arch_vcpu_load_debug_state_flags()
|
D | fpsimd.c | 103 if (read_sysreg_s(SYS_SVCR) & (SVCR_SM_MASK | SVCR_ZA_MASK)) { in kvm_arch_vcpu_load_fp()
|
/linux-6.1.9/arch/arm64/kernel/ ! |
D | topology.c | 75 #define read_corecnt() read_sysreg_s(SYS_AMEVCNTR0_CORE_EL0) 76 #define read_constcnt() read_sysreg_s(SYS_AMEVCNTR0_CONST_EL0)
|
D | fpsimd.c | 449 *svcr = read_sysreg_s(SYS_SVCR); in fpsimd_save() 1128 zcr = read_sysreg_s(SYS_ZCR_EL1); in read_zcr_features() 1245 write_sysreg_s(read_sysreg_s(SYS_SMPRI_EL1) & ~SMPRI_EL1_PRIORITY_MASK, in sme_kernel_enable() 1264 write_sysreg_s(read_sysreg_s(SYS_SMCR_EL1) | SMCR_ELx_FA64_MASK, in fa64_kernel_enable() 1286 write_sysreg_s(read_sysreg_s(SYS_SMCR_EL1) | SMCR_ELx_LEN_MASK, in read_smcr_features() 1289 smcr = read_sysreg_s(SYS_SMCR_EL1); in read_smcr_features() 1907 svcr = read_sysreg_s(SYS_SVCR); in __efi_fpsimd_begin()
|
D | syscall.c | 177 u64 svcr = read_sysreg_s(SYS_SVCR); in fp_user_discard()
|
D | process.c | 372 p->thread.tpidr2_el0 = read_sysreg_s(SYS_TPIDR2_EL0); in copy_thread() 420 current->thread.tpidr2_el0 = read_sysreg_s(SYS_TPIDR2_EL0); in tls_preserve_current_state()
|
/linux-6.1.9/drivers/soc/qcom/ ! |
D | kryo-l2-accessors.c | 52 val = read_sysreg_s(L2CPUSRDR_EL1); in kryo_l2_get_indirect_reg()
|
/linux-6.1.9/arch/arm64/kvm/hyp/include/hyp/ ! |
D | sysreg-sr.h | 62 ctxt_sys_reg(ctxt, TFSRE0_EL1) = read_sysreg_s(SYS_TFSRE0_EL1); in __sysreg_save_el1_state() 81 ctxt_sys_reg(ctxt, DISR_EL1) = read_sysreg_s(SYS_VDISR_EL2); in __sysreg_save_el2_return_state()
|
D | switch.h | 297 __val = read_sysreg_s(SYS_ ## key ## KEYLO_EL1); \ 299 __val = read_sysreg_s(SYS_ ## key ## KEYHI_EL1); \
|
/linux-6.1.9/tools/testing/selftests/kvm/lib/aarch64/ ! |
D | gic_v3.c | 81 uint64_t irqstat = read_sysreg_s(SYS_ICC_IAR1_EL1); in gicv3_read_iar() 316 write_sysreg_s(read_sysreg_s(SYS_ICC_SRE_EL1) | ICC_SRE_EL1_SRE, in gicv3_cpu_init()
|
/linux-6.1.9/tools/testing/selftests/kvm/aarch64/ ! |
D | aarch32_id_regs.c | 19 #define GUEST_ASSERT_REG_RAZ(reg) GUEST_ASSERT_EQ(read_sysreg_s(reg), 0)
|