Home
last modified time | relevance | path

Searched refs:pll_regs (Results 1 – 11 of 11) sorted by relevance

/linux-6.1.9/drivers/clk/mvebu/
Dap-cpu-clk.c141 const struct cpu_dfs_regs *pll_regs; member
151 cpu_clkdiv_reg = clk->pll_regs->divider_reg + in ap_cpu_clk_recalc_rate()
152 (clk->cluster * clk->pll_regs->cluster_offset); in ap_cpu_clk_recalc_rate()
154 cpu_clkdiv_ratio &= clk->pll_regs->divider_mask; in ap_cpu_clk_recalc_rate()
155 cpu_clkdiv_ratio >>= clk->pll_regs->divider_offset; in ap_cpu_clk_recalc_rate()
167 cpu_clkdiv_reg = clk->pll_regs->divider_reg + in ap_cpu_clk_set_rate()
168 (clk->cluster * clk->pll_regs->cluster_offset); in ap_cpu_clk_set_rate()
169 cpu_force_reg = clk->pll_regs->force_reg + in ap_cpu_clk_set_rate()
170 (clk->cluster * clk->pll_regs->cluster_offset); in ap_cpu_clk_set_rate()
171 cpu_ratio_reg = clk->pll_regs->ratio_reg + in ap_cpu_clk_set_rate()
[all …]
/linux-6.1.9/sound/soc/codecs/
Dadau17x1.c79 adau->pll_regs[5] = 1; in adau17x1_pll_event()
81 adau->pll_regs[5] = 0; in adau17x1_pll_event()
90 adau->pll_regs, ARRAY_SIZE(adau->pll_regs)); in adau17x1_pll_event()
369 ret = adau_calc_pll_cfg(freq_in, freq_out, adau->pll_regs); in adau17x1_set_dai_pll()
375 adau->pll_regs, ARRAY_SIZE(adau->pll_regs)); in adau17x1_set_dai_pll()
1078 adau->pll_regs); in adau17x1_probe()
Dadau1373.c1257 uint8_t pll_regs[5]; in adau1373_set_pll() local
1299 ret = adau_calc_pll_cfg(freq_in, freq_out, pll_regs); in adau1373_set_pll()
1315 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL1(pll_id), pll_regs[0]); in adau1373_set_pll()
1316 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL2(pll_id), pll_regs[1]); in adau1373_set_pll()
1317 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL3(pll_id), pll_regs[2]); in adau1373_set_pll()
1318 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL4(pll_id), pll_regs[3]); in adau1373_set_pll()
1319 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL5(pll_id), pll_regs[4]); in adau1373_set_pll()
Dadau17x1.h46 uint8_t pll_regs[6]; member
/linux-6.1.9/drivers/clk/sunxi-ng/
Dccu-sun50i-h616.c1065 static const u32 pll_regs[] = { variable
1104 for (i = 0; i < ARRAY_SIZE(pll_regs); i++) { in sun50i_h616_ccu_probe()
1105 val = readl(reg + pll_regs[i]); in sun50i_h616_ccu_probe()
1107 writel(val, reg + pll_regs[i]); in sun50i_h616_ccu_probe()
Dccu-sun50i-h6.c1160 static const u32 pll_regs[] = { variable
1209 for (i = 0; i < ARRAY_SIZE(pll_regs); i++) { in sun50i_h6_ccu_probe()
1210 val = readl(reg + pll_regs[i]); in sun50i_h6_ccu_probe()
1212 writel(val, reg + pll_regs[i]); in sun50i_h6_ccu_probe()
Dccu-sun20i-d1.c1305 static const u32 pll_regs[] = { variable
1339 for (i = 0; i < ARRAY_SIZE(pll_regs); i++) { in sun20i_d1_ccu_probe()
1340 val = readl(reg + pll_regs[i]); in sun20i_d1_ccu_probe()
1342 writel(val, reg + pll_regs[i]); in sun20i_d1_ccu_probe()
/linux-6.1.9/drivers/media/i2c/
Dar0521.c271 __be16 pll_regs[] = { in ar0521_write_mode() local
292 ret = ar0521_write_regs(sensor, pll_regs, ARRAY_SIZE(pll_regs)); in ar0521_write_mode()
Dov2659.c936 struct sensor_register pll_regs[] = { in ov2659_set_pixel_clock() local
945 return ov2659_write_array(client, pll_regs); in ov2659_set_pixel_clock()
/linux-6.1.9/drivers/video/fbdev/aty/
Datyfb_base.c3077 u8 pll_regs[16]; in atyfb_setup_sparc() local
3097 pll_regs[i] = aty_ld_pll_ct(i, par); in atyfb_setup_sparc()
3102 M = pll_regs[PLL_REF_DIV]; in atyfb_setup_sparc()
3107 N = pll_regs[VCLK0_FB_DIV + (clock_cntl & 3)]; in atyfb_setup_sparc()
3112 P = aty_postdividers[((pll_regs[VCLK_POST_DIV] >> ((clock_cntl & 3) << 1)) & 3) | in atyfb_setup_sparc()
3113 ((pll_regs[PLL_EXT_CNTL] >> (2 + (clock_cntl & 3))) & 4)]; in atyfb_setup_sparc()
/linux-6.1.9/arch/arm/boot/dts/
Darmada-38x.dtsi640 reg-names = "i2s_regs", "pll_regs", "soc_ctrl";