Home
last modified time | relevance | path

Searched refs:pixclks_cntl (Results 1 – 5 of 5) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/radeon/
Dradeon_legacy_crtc.c855 uint32_t pixclks_cntl = ((RREG32_PLL(RADEON_PIXCLKS_CNTL) & in radeon_set_pll() local
862 &pixclks_cntl); in radeon_set_pll()
917 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_set_pll()
919 uint32_t pixclks_cntl; in radeon_set_pll() local
923 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_set_pll()
925 &pll_fb_post_div, &pixclks_cntl); in radeon_set_pll()
1023 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_set_pll()
Dradeon_legacy_tv.c873 uint32_t *ppll_div_3, uint32_t *pixclks_cntl) in radeon_legacy_tv_adjust_pll1() argument
887 *pixclks_cntl &= ~(RADEON_PIX2CLK_SRC_SEL_MASK | RADEON_PIXCLK_TV_SRC_SEL); in radeon_legacy_tv_adjust_pll1()
888 *pixclks_cntl |= RADEON_PIX2CLK_SRC_SEL_P2PLLCLK; in radeon_legacy_tv_adjust_pll1()
893 uint32_t *p2pll_div_0, uint32_t *pixclks_cntl) in radeon_legacy_tv_adjust_pll2() argument
907 *pixclks_cntl &= ~RADEON_PIX2CLK_SRC_SEL_MASK; in radeon_legacy_tv_adjust_pll2()
908 *pixclks_cntl |= RADEON_PIX2CLK_SRC_SEL_P2PLLCLK | RADEON_PIXCLK_TV_SRC_SEL; in radeon_legacy_tv_adjust_pll2()
Dradeon_legacy_encoders.c61 uint32_t lvds_gen_cntl, lvds_pll_cntl, pixclks_cntl, disp_pwr_man; in radeon_legacy_lvds_update() local
120 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_lvds_update()
133 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_legacy_lvds_update()
1530 uint32_t gpiopad_a = 0, pixclks_cntl, tmp; in radeon_legacy_tv_dac_detect() local
1576 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_tv_dac_detect()
1593 tmp = pixclks_cntl & ~(RADEON_PIX2CLK_ALWAYS_ONb in radeon_legacy_tv_dac_detect()
1669 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_legacy_tv_dac_detect()
Dradeon_mode.h931 uint32_t *ppll_div_3, uint32_t *pixclks_cntl);
934 uint32_t *p2pll_div_0, uint32_t *pixclks_cntl);
/linux-6.1.9/drivers/video/fbdev/aty/
Dradeon_pm.c830 u32 pixclks_cntl; in radeon_pm_setup_for_suspend() local
898 pixclks_cntl = INPLL( pllPIXCLKS_CNTL); in radeon_pm_setup_for_suspend()
899 pixclks_cntl &= ~( PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb | in radeon_pm_setup_for_suspend()
907 OUTPLL( pllPIXCLKS_CNTL, pixclks_cntl); in radeon_pm_setup_for_suspend()