Searched refs:num_se (Results 1 – 11 of 11) sorted by relevance
/linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
D | vega10_powertune.c | 914 uint32_t num_se = 0, count, data; in vega10_enable_cac_driving_se_didt_config() local 916 num_se = adev->gfx.config.max_shader_engines; in vega10_enable_cac_driving_se_didt_config() 921 for (count = 0; count < num_se; count++) { in vega10_enable_cac_driving_se_didt_config() 965 uint32_t num_se = 0, count, data; in vega10_enable_psm_gc_didt_config() local 967 num_se = adev->gfx.config.max_shader_engines; in vega10_enable_psm_gc_didt_config() 972 for (count = 0; count < num_se; count++) { in vega10_enable_psm_gc_didt_config() 1026 uint32_t num_se = 0, count, data; in vega10_enable_se_edc_config() local 1028 num_se = adev->gfx.config.max_shader_engines; in vega10_enable_se_edc_config() 1033 for (count = 0; count < num_se; count++) { in vega10_enable_se_edc_config() 1073 uint32_t num_se = 0; in vega10_enable_psm_gc_edc_config() local [all …]
|
D | smu7_powertune.c | 964 uint32_t num_se = 0; in smu7_enable_didt_config() local 969 num_se = adev->gfx.config.max_shader_engines; in smu7_enable_didt_config() 980 for (count = 0; count < num_se; count++) { in smu7_enable_didt_config()
|
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
D | gfx_v6_0.c | 1378 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v6_0_write_harvested_raster_configs() local 1379 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v6_0_write_harvested_raster_configs() 1380 unsigned rb_per_se = num_rb / num_se; in gfx_v6_0_write_harvested_raster_configs() 1389 WARN_ON(!(num_se == 1 || num_se == 2 || num_se == 4)); in gfx_v6_0_write_harvested_raster_configs() 1393 for (se = 0; se < num_se; se++) { in gfx_v6_0_write_harvested_raster_configs() 1399 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v6_0_write_harvested_raster_configs()
|
D | gfx_v7_0.c | 1675 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v7_0_write_harvested_raster_configs() local 1676 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v7_0_write_harvested_raster_configs() 1677 unsigned rb_per_se = num_rb / num_se; in gfx_v7_0_write_harvested_raster_configs() 1686 WARN_ON(!(num_se == 1 || num_se == 2 || num_se == 4)); in gfx_v7_0_write_harvested_raster_configs() 1690 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) || in gfx_v7_0_write_harvested_raster_configs() 1703 for (se = 0; se < num_se; se++) { in gfx_v7_0_write_harvested_raster_configs() 1709 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v7_0_write_harvested_raster_configs()
|
D | amdgpu_gfx.h | 131 uint8_t num_se; member
|
D | gfx_v8_0.c | 3514 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v8_0_write_harvested_raster_configs() local 3515 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v8_0_write_harvested_raster_configs() 3516 unsigned rb_per_se = num_rb / num_se; in gfx_v8_0_write_harvested_raster_configs() 3525 WARN_ON(!(num_se == 1 || num_se == 2 || num_se == 4)); in gfx_v8_0_write_harvested_raster_configs() 3529 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) || in gfx_v8_0_write_harvested_raster_configs() 3542 for (se = 0; se < num_se; se++) { in gfx_v8_0_write_harvested_raster_configs() 3548 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v8_0_write_harvested_raster_configs()
|
D | amdgpu_display.c | 758 rb = ilog2(adev->gfx.config.gb_addr_config_fields.num_se) + in convert_tiling_flags_to_modifier() 761 ilog2(adev->gfx.config.gb_addr_config_fields.num_se)); in convert_tiling_flags_to_modifier()
|
D | gfx_v11_0.c | 4261 adev->gfx.config.gb_addr_config_fields.num_se = 1 << in get_gb_addr_config()
|
D | gfx_v9_0.c | 2057 adev->gfx.config.gb_addr_config_fields.num_se = 1 << in gfx_v9_0_gpu_early_init()
|
D | gfx_v10_0.c | 4515 adev->gfx.config.gb_addr_config_fields.num_se = 1 << in gfx_v10_0_gpu_early_init()
|
/linux-6.1.9/drivers/gpu/drm/amd/display/amdgpu_dm/ |
D | amdgpu_dm_plane.c | 209 adev->gfx.config.gb_addr_config_fields.num_se; in fill_gfx9_tiling_info_from_device() 393 ilog2(adev->gfx.config.gb_addr_config_fields.num_se)); in add_gfx9_modifiers() 396 int rb = ilog2(adev->gfx.config.gb_addr_config_fields.num_se) + in add_gfx9_modifiers()
|