Home
last modified time | relevance | path

Searched refs:mmUVD_RB_BASE_HI (Results 1 – 12 of 12) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_6_0_d.h45 #define mmUVD_RB_BASE_HI 0x3c27 macro
Duvd_7_0_offset.h96 #define mmUVD_RB_BASE_HI … macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h218 #define mmUVD_RB_BASE_HI … macro
Dvcn_2_5_offset.h553 #define mmUVD_RB_BASE_HI … macro
Dvcn_2_0_0_offset.h930 #define mmUVD_RB_BASE_HI … macro
Dvcn_3_0_0_offset.h883 #define mmUVD_RB_BASE_HI … macro
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Dvcn_v2_0.c1086 WREG32_SOC15(UVD, 0, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vcn_v2_0_start()
1238 WREG32_SOC15(UVD, 0, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vcn_v2_0_pause_dpg_mode()
1955 SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_HI), in vcn_v2_0_start_sriov()
Dvcn_v2_5.c1093 WREG32_SOC15(VCN, i, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vcn_v2_5_start()
1266 SOC15_REG_OFFSET(VCN, i, mmUVD_RB_BASE_HI), in vcn_v2_5_sriov_start()
1442 WREG32_SOC15(VCN, inst_idx, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vcn_v2_5_pause_dpg_mode()
Dvcn_v3_0.c1263 WREG32_SOC15(VCN, i, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vcn_v3_0_start()
1398 mmUVD_RB_BASE_HI), in vcn_v3_0_start_sriov()
1637 WREG32_SOC15(VCN, inst_idx, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vcn_v3_0_pause_dpg_mode()
Duvd_v7_0.c920 …MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_HI), upper_32_bits(ring->gpu_ad… in uvd_v7_0_sriov_start()
1115 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in uvd_v7_0_start()
Dvcn_v1_0.c945 WREG32_SOC15(UVD, 0, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vcn_v1_0_start_spg_mode()
1245 WREG32_SOC15(UVD, 0, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in vcn_v1_0_pause_dpg_mode()
Duvd_v6_0.c866 WREG32(mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr)); in uvd_v6_0_start()