Home
last modified time | relevance | path

Searched refs:mmUVD_RBC_RB_WPTR (Results 1 – 19 of 19) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_d.h73 #define mmUVD_RBC_RB_WPTR 0x3DA5 macro
Duvd_4_2_d.h72 #define mmUVD_RBC_RB_WPTR 0x3da5 macro
Duvd_3_1_d.h74 #define mmUVD_RBC_RB_WPTR 0x3da5 macro
Duvd_5_0_d.h78 #define mmUVD_RBC_RB_WPTR 0x3da5 macro
Duvd_6_0_d.h94 #define mmUVD_RBC_RB_WPTR 0x3da5 macro
Duvd_7_0_offset.h200 #define mmUVD_RBC_RB_WPTR … macro
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Duvd_v3_1.c62 return RREG32(mmUVD_RBC_RB_WPTR); in uvd_v3_1_ring_get_wptr()
76 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v3_1_ring_set_wptr()
427 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v3_1_start()
Duvd_v4_2.c76 return RREG32(mmUVD_RBC_RB_WPTR); in uvd_v4_2_ring_get_wptr()
90 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v4_2_ring_set_wptr()
385 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v4_2_start()
Duvd_v5_0.c74 return RREG32(mmUVD_RBC_RB_WPTR); in uvd_v5_0_ring_get_wptr()
88 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v5_0_ring_set_wptr()
442 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v5_0_start()
Dvcn_v1_0.c935 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, in vcn_v1_0_start_spg_mode()
1093 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, in vcn_v1_0_start_dpg_mode()
1182 tmp = RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR) & 0x7FFFFFFF; in vcn_v1_0_stop_dpg_mode()
1258 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, in vcn_v1_0_pause_dpg_mode()
1319 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, in vcn_v1_0_pause_dpg_mode()
1397 return RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR); in vcn_v1_0_dec_ring_get_wptr()
1415 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v1_0_dec_ring_set_wptr()
Dvcn_v2_0.c919 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, in vcn_v2_0_start_dpg_mode()
1077 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, in vcn_v2_0_start()
1119 tmp = RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR) & 0x7FFFFFFF; in vcn_v2_0_stop_dpg_mode()
1255 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, in vcn_v2_0_pause_dpg_mode()
1344 return RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR); in vcn_v2_0_dec_ring_get_wptr()
1366 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v2_0_dec_ring_set_wptr()
Dvcn_v3_0.c1076 WREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_WPTR, in vcn_v3_0_start_dpg_mode()
1252 WREG32_SOC15(VCN, i, mmUVD_RBC_RB_WPTR, in vcn_v3_0_start()
1508 tmp = RREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_WPTR) & 0x7FFFFFFF; in vcn_v3_0_stop_dpg_mode()
1655 WREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_WPTR, fw_shared->rb.wptr); in vcn_v3_0_pause_dpg_mode()
1704 return RREG32_SOC15(VCN, ring->me, mmUVD_RBC_RB_WPTR); in vcn_v3_0_dec_ring_get_wptr()
1731 WREG32_SOC15(VCN, ring->me, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v3_0_dec_ring_set_wptr()
Dvcn_v2_5.c906 WREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_WPTR, in vcn_v2_5_start_dpg_mode()
1084 WREG32_SOC15(VCN, i, mmUVD_RBC_RB_WPTR, in vcn_v2_5_start()
1321 tmp = RREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_WPTR) & 0x7FFFFFFF; in vcn_v2_5_stop_dpg_mode()
1505 return RREG32_SOC15(VCN, ring->me, mmUVD_RBC_RB_WPTR); in vcn_v2_5_dec_ring_get_wptr()
1523 WREG32_SOC15(VCN, ring->me, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v2_5_dec_ring_set_wptr()
Duvd_v6_0.c111 return RREG32(mmUVD_RBC_RB_WPTR); in uvd_v6_0_ring_get_wptr()
142 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v6_0_ring_set_wptr()
857 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v6_0_start()
Duvd_v7_0.c106 return RREG32_SOC15(UVD, ring->me, mmUVD_RBC_RB_WPTR); in uvd_v7_0_ring_get_wptr()
140 WREG32_SOC15(UVD, ring->me, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr)); in uvd_v7_0_ring_set_wptr()
1105 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_WPTR, in uvd_v7_0_start()
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h386 #define mmUVD_RBC_RB_WPTR … macro
Dvcn_2_5_offset.h791 #define mmUVD_RBC_RB_WPTR … macro
Dvcn_2_0_0_offset.h682 #define mmUVD_RBC_RB_WPTR … macro
Dvcn_3_0_0_offset.h1175 #define mmUVD_RBC_RB_WPTR … macro