Home
last modified time | relevance | path

Searched refs:mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW (Results 1 – 10 of 10) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_offset.h74 #define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h164 #define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW macro
Dvcn_2_5_offset.h877 #define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW macro
Dvcn_2_0_0_offset.h832 #define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW macro
Dvcn_3_0_0_offset.h1363 #define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW macro
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Dvcn_v2_0.c365 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW, in vcn_v2_0_mc_resume()
452 UVD, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), in vcn_v2_0_mc_resume_dpg_mode()
1933 mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), in vcn_v2_0_start_sriov()
Dvcn_v2_5.c432 WREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW, in vcn_v2_5_mc_resume()
518 VCN, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), in vcn_v2_5_mc_resume_dpg_mode()
1244 mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), in vcn_v2_5_sriov_start()
Dvcn_v3_0.c478 WREG32_SOC15(VCN, inst, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW, in vcn_v3_0_mc_resume()
563 VCN, inst_idx, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), in vcn_v3_0_mc_resume_dpg_mode()
1378 mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), in vcn_v3_0_start_sriov()
Duvd_v7_0.c707 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW, in uvd_v7_0_mc_resume()
850 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), in uvd_v7_0_sriov_start()
Dvcn_v1_0.c336 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW, in vcn_v1_0_mc_resume_spg_mode()
408 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW, in vcn_v1_0_mc_resume_dpg_mode()