Searched refs:mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW (Results 1 – 10 of 10) sorted by relevance
| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_7_0_offset.h | 70 #define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW … macro
|
| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 160 #define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW … macro
|
| D | vcn_2_5_offset.h | 869 #define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW … macro
|
| D | vcn_2_0_0_offset.h | 824 #define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW … macro
|
| D | vcn_3_0_0_offset.h | 1355 #define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW … macro
|
| /linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
| D | vcn_v2_0.c | 357 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW, in vcn_v2_0_mc_resume()
432 UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), in vcn_v2_0_mc_resume_dpg_mode()
441 UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), 0, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
1918 mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), in vcn_v2_0_start_sriov()
|
| D | vcn_v2_5.c | 424 WREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW, in vcn_v2_5_mc_resume()
498 VCN, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), in vcn_v2_5_mc_resume_dpg_mode()
507 VCN, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), 0, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
1230 mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), in vcn_v2_5_sriov_start()
|
| D | vcn_v3_0.c | 470 WREG32_SOC15(VCN, inst, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW, in vcn_v3_0_mc_resume()
543 VCN, inst_idx, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), in vcn_v3_0_mc_resume_dpg_mode()
552 VCN, inst_idx, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), 0, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()
1363 mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), in vcn_v3_0_start_sriov()
|
| D | uvd_v7_0.c | 700 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW, in uvd_v7_0_mc_resume()
843 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), in uvd_v7_0_sriov_start()
|
| D | vcn_v1_0.c | 328 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW, in vcn_v1_0_mc_resume_spg_mode()
398 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW, in vcn_v1_0_mc_resume_dpg_mode()
|