| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_d.h | 35 #define mmUVD_CGC_GATE 0x3D2A macro
|
| D | uvd_4_2_d.h | 42 #define mmUVD_CGC_GATE 0x3d2a macro
|
| D | uvd_3_1_d.h | 42 #define mmUVD_CGC_GATE 0x3d2a macro
|
| D | uvd_5_0_d.h | 48 #define mmUVD_CGC_GATE 0x3d2a macro
|
| D | uvd_6_0_d.h | 64 #define mmUVD_CGC_GATE 0x3d2a macro
|
| D | uvd_7_0_offset.h | 144 #define mmUVD_CGC_GATE … macro
|
| /linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
| D | uvd_v5_0.c | 634 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v5_0_enable_clock_gating()
672 WREG32(mmUVD_CGC_GATE, data3); in uvd_v5_0_enable_clock_gating()
727 data = RREG32(mmUVD_CGC_GATE);
758 WREG32(mmUVD_CGC_GATE, data);
|
| D | uvd_v6_0.c | 640 data = RREG32(mmUVD_CGC_GATE);
708 WREG32(mmUVD_CGC_GATE, data);
1282 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v6_0_enable_clock_gating()
1329 WREG32(mmUVD_CGC_GATE, data3); in uvd_v6_0_enable_clock_gating()
1385 data = RREG32(mmUVD_CGC_GATE);
1418 WREG32(mmUVD_CGC_GATE, data);
|
| D | vcn_v2_5.c | 571 data = RREG32_SOC15(VCN, i, mmUVD_CGC_GATE); in vcn_v2_5_disable_clock_gating()
593 WREG32_SOC15(VCN, i, mmUVD_CGC_GATE, data); in vcn_v2_5_disable_clock_gating()
595 SOC15_WAIT_ON_RREG(VCN, i, mmUVD_CGC_GATE, 0, 0xFFFFFFFF); in vcn_v2_5_disable_clock_gating()
700 VCN, 0, mmUVD_CGC_GATE), 0, sram_sel, indirect); in vcn_v2_5_clock_gating_dpg_mode()
|
| D | vcn_v3_0.c | 709 data = RREG32_SOC15(VCN, inst, mmUVD_CGC_GATE); in vcn_v3_0_disable_clock_gating()
731 WREG32_SOC15(VCN, inst, mmUVD_CGC_GATE, data); in vcn_v3_0_disable_clock_gating()
733 SOC15_WAIT_ON_RREG(VCN, inst, mmUVD_CGC_GATE, 0, 0xFFFFFFFF); in vcn_v3_0_disable_clock_gating()
860 VCN, inst_idx, mmUVD_CGC_GATE), 0, sram_sel, indirect); in vcn_v3_0_clock_gating_dpg_mode()
|
| D | uvd_v7_0.c | 1660 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, 0);
1669 data = RREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE);
1702 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, data);
|
| D | vcn_v1_0.c | 479 data = RREG32_SOC15(VCN, 0, mmUVD_CGC_GATE); in vcn_v1_0_disable_clock_gating()
500 WREG32_SOC15(VCN, 0, mmUVD_CGC_GATE, data); in vcn_v1_0_disable_clock_gating()
684 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_CGC_GATE, 0, 0xFFFFFFFF, sram_sel); in vcn_v1_0_clock_gating_dpg_mode()
|
| D | vcn_v2_0.c | 504 data = RREG32_SOC15(VCN, 0, mmUVD_CGC_GATE); in vcn_v2_0_disable_clock_gating()
525 WREG32_SOC15(VCN, 0, mmUVD_CGC_GATE, data); in vcn_v2_0_disable_clock_gating()
629 UVD, 0, mmUVD_CGC_GATE), 0, sram_sel, indirect); in vcn_v2_0_clock_gating_dpg_mode()
|
| D | uvd_v3_1.c | 334 WREG32(mmUVD_CGC_GATE, 0); in uvd_v3_1_start()
|
| D | uvd_v4_2.c | 292 WREG32(mmUVD_CGC_GATE, 0); in uvd_v4_2_start()
|
| D | si.c | 112 mmUVD_CGC_GATE, 0x00000008, 0x00000000,
|
| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 304 #define mmUVD_CGC_GATE … macro
|
| D | vcn_2_5_offset.h | 497 #define mmUVD_CGC_GATE … macro
|
| D | vcn_2_0_0_offset.h | 504 #define mmUVD_CGC_GATE … macro
|
| D | vcn_3_0_0_offset.h | 813 #define mmUVD_CGC_GATE … macro
|